Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Koblenz, Universität Koblenz-Landau, Campus Koblenz, Dissertation, 2020
- Keyword
-
Synchronization
Thread
Memory
- Event
-
Veröffentlichung
- (where)
-
Koblenz, Landau
- (who)
-
Universität Koblenz-Landau
- (when)
-
2021
- Creator
- Contributor
-
Zöbel, Dieter
- URN
-
urn:nbn:de:kola-21409
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:44 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Züpke, Alexander
- Zöbel, Dieter
- Universität Koblenz-Landau
Time of origin
- 2021
Other Objects (12)
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Hardware extensions for a timing-predictable many-core processor
Requirements for and design of a processor with predictable timing
Retargetable processor system integration into multi-processor system on chip platforms
Integrated system level modeling of network on chip enabled multi-processor platforms
Predictable and Unsatisfying
Billionaires are so Predictable
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
Why Are Asset Returns Predictable?
Why Are Asset Returns Predictable?
How critical is criticality?
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Hardware extensions for a timing-predictable many-core processor
Requirements for and design of a processor with predictable timing
Retargetable processor system integration into multi-processor system on chip platforms
Integrated system level modeling of network on chip enabled multi-processor platforms
Predictable and Unsatisfying
Billionaires are so Predictable
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
Why Are Asset Returns Predictable?
Why Are Asset Returns Predictable?
How critical is criticality?
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Hardware extensions for a timing-predictable many-core processor
Requirements for and design of a processor with predictable timing
Retargetable processor system integration into multi-processor system on chip platforms
Integrated system level modeling of network on chip enabled multi-processor platforms
Predictable and Unsatisfying
Billionaires are so Predictable
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
Why Are Asset Returns Predictable?
Why Are Asset Returns Predictable?