Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Koblenz, Universität Koblenz-Landau, Campus Koblenz, Dissertation, 2020
- Schlagwort
-
Synchronization
Thread
Memory
- Ereignis
-
Veröffentlichung
- (wo)
-
Koblenz, Landau
- (wer)
-
Universität Koblenz-Landau
- (wann)
-
2021
- Urheber
- Beteiligte Personen und Organisationen
-
Zöbel, Dieter
- URN
-
urn:nbn:de:kola-21409
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:35 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Züpke, Alexander
- Zöbel, Dieter
- Universität Koblenz-Landau
Entstanden
- 2021
Ähnliche Objekte (12)
Retargetable processor system integration into multi-processor system on chip platforms
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Hardware extensions for a timing-predictable many-core processor
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Requirements for and design of a processor with predictable timing
Model-based exploration of parallelism in context of automotive multi-processor systems
Integrated system level modeling of network on chip enabled multi-processor platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
Implementing Mixed-criticality Systems Upon a Preemptive Varying-speed Processor
Design and Analysis of a Multi-Processor Communication Protocol for Real Time Sensor Data
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Retargetable processor system integration into multi-processor system on chip platforms
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Hardware extensions for a timing-predictable many-core processor
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Requirements for and design of a processor with predictable timing
Model-based exploration of parallelism in context of automotive multi-processor systems
Integrated system level modeling of network on chip enabled multi-processor platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
Implementing Mixed-criticality Systems Upon a Preemptive Varying-speed Processor
Design and Analysis of a Multi-Processor Communication Protocol for Real Time Sensor Data
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Retargetable processor system integration into multi-processor system on chip platforms
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Hardware extensions for a timing-predictable many-core processor
Predictable transactional memory architecture for hierarchical mixed-criticality systems
Requirements for and design of a processor with predictable timing
Model-based exploration of parallelism in context of automotive multi-processor systems
Integrated system level modeling of network on chip enabled multi-processor platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
Implementing Mixed-criticality Systems Upon a Preemptive Varying-speed Processor
Design and Analysis of a Multi-Processor Communication Protocol for Real Time Sensor Data