Hochschulschrift
Optimal global instruction scheduling for the Itanium processor architecture
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783937436012
3937436014
- Maße
-
30 cm
- Umfang
-
XVIII, 263 S.
- Sprache
-
Englisch
- Anmerkungen
-
Ill.
Zugl.: Saarbrücken, Univ., Diss., 2004
- Schlagwort
-
Itanium 2
Codegenerierung
Befehlsanordnung
NP-vollständiges Problem
Ganzzahlige lineare Optimierung
Netzwerkfluss
Itanium 2 ; Codegenerierung ; Befehlsanordnung ; NP-vollständiges Problem ; Ganzzahlige lineare Optimierung ; Netzwerkfluss
- Ereignis
-
Veröffentlichung
- (wo)
-
Saarbrücken-Dudweiler
- (wer)
-
Pirrot
- (wann)
-
2004
- Urheber
-
Winkel, Sebastian
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:49 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Winkel, Sebastian
- Pirrot
Entstanden
- 2004
Ähnliche Objekte (12)
Optimal global instruction scheduling for the Itanium processor architecture
Shared processor scheduling
Algorithm architecture trade offs in network processor design
Pipeline quantum processor architecture for silicon spin qubits
Dynamic Power Management in a Heterogeneous Processor Architecture
Optimal outpatient appointment scheduling
A parallel camera image signal processor for SIMD architecture
Task scheduling in cloud environment: optimization, security prioritization and processor selection schemes
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
An iterative expanding and shrinking process for processor allocation in mixed-parallel workflow scheduling
Optimal global instruction scheduling for the Itanium processor architecture
Shared processor scheduling
Algorithm architecture trade offs in network processor design
Pipeline quantum processor architecture for silicon spin qubits
Dynamic Power Management in a Heterogeneous Processor Architecture
Optimal outpatient appointment scheduling
A parallel camera image signal processor for SIMD architecture
Task scheduling in cloud environment: optimization, security prioritization and processor selection schemes
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
An iterative expanding and shrinking process for processor allocation in mixed-parallel workflow scheduling
Optimal global instruction scheduling for the Itanium processor architecture
Shared processor scheduling
Algorithm architecture trade offs in network processor design
Pipeline quantum processor architecture for silicon spin qubits
Dynamic Power Management in a Heterogeneous Processor Architecture
Optimal outpatient appointment scheduling
A parallel camera image signal processor for SIMD architecture
Task scheduling in cloud environment: optimization, security prioritization and processor selection schemes
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications