- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
In: DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 9-13 March 2015, Grenoble, France, S. 1132-1137
- Classification
-
Informatik
- Event
-
Veröffentlichung
- (where)
-
Augsburg, Piscataway, NJ
- (who)
-
Universität Augsburg, IEEE
- (when)
-
2015
- Creator
- Contributor
-
Nebel, Wolfgang
Atienza, David
- DOI
-
10.7873/DATE.2015.0066
- URN
-
urn:nbn:de:bvb:384-opus4-702282
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:46 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Douma, Roeland J.
- Altmeyer, Sebastian
- Pimentel, Andy D.
- Nebel, Wolfgang
- Atienza, David
- Universität Augsburg, IEEE
Time of origin
- 2015
Other Objects (12)
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Precise WCET calculation in highly variant real-time systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Cache related preemption delay for set-associative caches: resilience analysis
Analysis of probabilistic cache related pre-emption delays
Integrated analysis of cache related preemption delays and cache persistence reload overheads
Cache-related preemption delay via useful cache blocks: survey and redefinition
Evaluation of cache partitioning for hard real-time systems
19th International Workshop on Worst-Case Execution Time Analysis: WCET 2019, July 9, 2019, Stuttgart, Germany
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Precise WCET calculation in highly variant real-time systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Cache related preemption delay for set-associative caches: resilience analysis
Analysis of probabilistic cache related pre-emption delays
Integrated analysis of cache related preemption delays and cache persistence reload overheads
Cache-related preemption delay via useful cache blocks: survey and redefinition
Evaluation of cache partitioning for hard real-time systems
19th International Workshop on Worst-Case Execution Time Analysis: WCET 2019, July 9, 2019, Stuttgart, Germany
Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems
A new notion of useful cache block to improve the bounds of cache-related preemption delay
Precise WCET calculation in highly variant real-time systems
Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches
Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches
Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems
Cache related preemption delay for set-associative caches: resilience analysis
Analysis of probabilistic cache related pre-emption delays
Integrated analysis of cache related preemption delays and cache persistence reload overheads
Cache-related preemption delay via useful cache blocks: survey and redefinition
Evaluation of cache partitioning for hard real-time systems
19th International Workshop on Worst-Case Execution Time Analysis: WCET 2019, July 9, 2019, Stuttgart, Germany