- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Reports / Technische Berichte der Fakultät für Angewandte Informatik der Universität Augsburg ; 2008-06
- Klassifikation
-
Informatik
- Schlagwort
-
Echtzeitbetriebssystem
Mehrkernprozessor
- Ereignis
-
Veröffentlichung
- (wo)
-
Augsburg
- (wer)
-
Universität Augsburg
- (wann)
-
2008
- Urheber
-
Kluge, Florian
Wolf, Julian
- URN
-
urn:nbn:de:bvb:384-opus4-5365
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:50 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Kluge, Florian
- Wolf, Julian
- Universität Augsburg
Entstanden
- 2008
Ähnliche Objekte (12)
Refined System-Level Software for a Single-Core MERASA Processor
System-Level Software for a Multi-Core MERASA Processor
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
An HDLC communication processor : hardware and software description
Final System-Level Software for the MERASA Processor
Hardware extensions for a timing-predictable many-core processor
Application-specific processor for MIMO-OFDM software-defined radio
IBM PowerNP Network Processor : hardware, software and applications
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Test and diagnosis of embedded processor cores with formal methods
Refined System-Level Software for a Single-Core MERASA Processor
System-Level Software for a Multi-Core MERASA Processor
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
An HDLC communication processor : hardware and software description
Final System-Level Software for the MERASA Processor
Hardware extensions for a timing-predictable many-core processor
Application-specific processor for MIMO-OFDM software-defined radio
IBM PowerNP Network Processor : hardware, software and applications
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Test and diagnosis of embedded processor cores with formal methods
Refined System-Level Software for a Single-Core MERASA Processor
System-Level Software for a Multi-Core MERASA Processor
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
An HDLC communication processor : hardware and software description
Final System-Level Software for the MERASA Processor
Hardware extensions for a timing-predictable many-core processor
Application-specific processor for MIMO-OFDM software-defined radio
IBM PowerNP Network Processor : hardware, software and applications
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines