- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
Reports / Technische Berichte der Fakultät für Angewandte Informatik der Universität Augsburg ; 2009-17
- Classification
-
Informatik
- Keyword
-
Mehrkernprozessor
POSIX
Echtzeitsystem
- Event
-
Veröffentlichung
- (where)
-
Augsburg
- (who)
-
Universität Augsburg
- (when)
-
2009
- Creator
-
Kluge, Florian
Wolf, Julian
- URN
-
urn:nbn:de:bvb:384-opus4-11134
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:54 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Kluge, Florian
- Wolf, Julian
- Universität Augsburg
Time of origin
- 2009
Other Objects (12)
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Basic System-Level Software for a Single-Core MERASA Processor
Refined System-Level Software for a Single-Core MERASA Processor
Predicting cache contention in multicore processor systems
Final System-Level Software for the MERASA Processor
Predicting software performance in symmetric multi-core and multiprocessor environments
Parallelization of legacy automotive control software for multi-core platforms
Predicting software performance in symmetric multi-core and multiprocessor environments
Software parallelization and distribution for heterogeneous multi-core embedded systems
Predicting software performance in symmetric multi-core and multiprocessor Environments
DRAM Aware Last-Level-Cache Policies for Multi-core Systems
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Basic System-Level Software for a Single-Core MERASA Processor
Refined System-Level Software for a Single-Core MERASA Processor
Predicting cache contention in multicore processor systems
Final System-Level Software for the MERASA Processor
Predicting software performance in symmetric multi-core and multiprocessor environments
Parallelization of legacy automotive control software for multi-core platforms
Predicting software performance in symmetric multi-core and multiprocessor environments
Software parallelization and distribution for heterogeneous multi-core embedded systems
Predicting software performance in symmetric multi-core and multiprocessor Environments
DRAM Aware Last-Level-Cache Policies for Multi-core Systems
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Basic System-Level Software for a Single-Core MERASA Processor
Refined System-Level Software for a Single-Core MERASA Processor
Predicting cache contention in multicore processor systems
Final System-Level Software for the MERASA Processor
Predicting software performance in symmetric multi-core and multiprocessor environments
Parallelization of legacy automotive control software for multi-core platforms
Predicting software performance in symmetric multi-core and multiprocessor environments
Software parallelization and distribution for heterogeneous multi-core embedded systems
Predicting software performance in symmetric multi-core and multiprocessor Environments