- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Reports / Technische Berichte der Fakultät für Angewandte Informatik der Universität Augsburg ; 2009-17
- Klassifikation
-
Informatik
- Schlagwort
-
Mehrkernprozessor
POSIX
Echtzeitsystem
- Ereignis
-
Veröffentlichung
- (wo)
-
Augsburg
- (wer)
-
Universität Augsburg
- (wann)
-
2009
- Urheber
-
Kluge, Florian
Wolf, Julian
- URN
-
urn:nbn:de:bvb:384-opus4-11134
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:54 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Kluge, Florian
- Wolf, Julian
- Universität Augsburg
Entstanden
- 2009
Ähnliche Objekte (12)
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Basic System-Level Software for a Single-Core MERASA Processor
Refined System-Level Software for a Single-Core MERASA Processor
Predicting cache contention in multicore processor systems
Final System-Level Software for the MERASA Processor
DRAM Aware Last-Level-Cache Policies for Multi-core Systems
Predicting software performance in symmetric multi-core and multiprocessor environments
Parallelization of legacy automotive control software for multi-core platforms
Software parallelization and distribution for heterogeneous multi-core embedded systems
Predicting software performance in symmetric multi-core and multiprocessor Environments
Predicting software performance in symmetric multi-core and multiprocessor environments
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Basic System-Level Software for a Single-Core MERASA Processor
Refined System-Level Software for a Single-Core MERASA Processor
Predicting cache contention in multicore processor systems
Final System-Level Software for the MERASA Processor
DRAM Aware Last-Level-Cache Policies for Multi-core Systems
Predicting software performance in symmetric multi-core and multiprocessor environments
Parallelization of legacy automotive control software for multi-core platforms
Software parallelization and distribution for heterogeneous multi-core embedded systems
Predicting software performance in symmetric multi-core and multiprocessor Environments
Predicting software performance in symmetric multi-core and multiprocessor environments
SHAP — Scalable Multi-Core Java Bytecode Processor
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Basic System-Level Software for a Single-Core MERASA Processor
Refined System-Level Software for a Single-Core MERASA Processor
Predicting cache contention in multicore processor systems
Final System-Level Software for the MERASA Processor
DRAM Aware Last-Level-Cache Policies for Multi-core Systems
Predicting software performance in symmetric multi-core and multiprocessor environments
Parallelization of legacy automotive control software for multi-core platforms
Software parallelization and distribution for heterogeneous multi-core embedded systems
Predicting software performance in symmetric multi-core and multiprocessor Environments