Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
In: 10.1016/j.memori.2023.100066
- Ereignis
-
Veröffentlichung
- (wo)
-
Aachen
- (wer)
-
Universitätsbibliothek der RWTH Aachen
- (wann)
-
2023
- Urheber
-
Wabnitz, Malte
Gemmeke, Tobias
- DOI
-
10.18154/RWTH-2024-02072
- URN
-
urn:nbn:de:101:1-2024032800360399444253
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:51 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Wabnitz, Malte
- Gemmeke, Tobias
- Universitätsbibliothek der RWTH Aachen
Entstanden
- 2023
Ähnliche Objekte (12)
A brain inspired sequence learning algorithm and foundations of a memristive hardware implementation
A brain inspired sequence learning algorithm and foundations of a memristive hardware implementation
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Learning rules for CMOS-memristive co-integrated neuromorphic hardware
Deployment of Deep Neural Networks on Dedicated Hardware Accelerators
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
PIConGPU: predictive simulations of laser-particle accelerators with manycore hardware
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Memristive tunnel junctions
Database accelerators
A brain inspired sequence learning algorithm and foundations of a memristive hardware implementation
A brain inspired sequence learning algorithm and foundations of a memristive hardware implementation
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Learning rules for CMOS-memristive co-integrated neuromorphic hardware
Deployment of Deep Neural Networks on Dedicated Hardware Accelerators
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
PIConGPU: predictive simulations of laser-particle accelerators with manycore hardware
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Memristive tunnel junctions
Database accelerators
A brain inspired sequence learning algorithm and foundations of a memristive hardware implementation
A brain inspired sequence learning algorithm and foundations of a memristive hardware implementation
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Learning rules for CMOS-memristive co-integrated neuromorphic hardware
Deployment of Deep Neural Networks on Dedicated Hardware Accelerators
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
PIConGPU: predictive simulations of laser-particle accelerators with manycore hardware
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Memristive tunnel junctions