A Framework for Ultra Low-Power Hardware Accelerators Using NNs for Embedded Time Series Classification
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
In: Journal of Low Power Electronics and Applications 12.1 (2022): 2.
- Event
-
Veröffentlichung
- (where)
-
Erlangen
- (who)
-
Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
- (when)
-
2021
- Creator
-
Reiser, Daniel
Reichel, Peter
Pechmann, Stefan
Mallah, Maen
Oppelt, Maximilian
Hagelauer, Amelie
Breiling, Marco
Fey, Dietmar
Reichenbach, Marc
- DOI
-
10.3390/jlpea12010002
- URN
-
urn:nbn:de:bvb:29-opus4-180079
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:30 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Reiser, Daniel
- Reichel, Peter
- Pechmann, Stefan
- Mallah, Maen
- Oppelt, Maximilian
- Hagelauer, Amelie
- Breiling, Marco
- Fey, Dietmar
- Reichenbach, Marc
- Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
Time of origin
- 2021
Other Objects (12)
Hardware Accelerators for Elliptic Curve Cryptography
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Architectures for adaptive low-power embedded multimedia systems
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Dynamically reconfigurable hardware for embedded control systems
Low-power neural network accelerators: advancements in custom floating-point techniques
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Hardware Accelerators for Elliptic Curve Cryptography
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Architectures for adaptive low-power embedded multimedia systems
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Dynamically reconfigurable hardware for embedded control systems
Low-power neural network accelerators: advancements in custom floating-point techniques
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Hardware Accelerators for Elliptic Curve Cryptography
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Architectures for adaptive low-power embedded multimedia systems
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Dynamically reconfigurable hardware for embedded control systems
Low-power neural network accelerators: advancements in custom floating-point techniques