A Framework for Ultra Low-Power Hardware Accelerators Using NNs for Embedded Time Series Classification
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
In: Journal of Low Power Electronics and Applications 12.1 (2022): 2.
- Ereignis
-
Veröffentlichung
- (wo)
-
Erlangen
- (wer)
-
Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
- (wann)
-
2021
- Urheber
-
Reiser, Daniel
Reichel, Peter
Pechmann, Stefan
Mallah, Maen
Oppelt, Maximilian
Hagelauer, Amelie
Breiling, Marco
Fey, Dietmar
Reichenbach, Marc
- DOI
-
10.3390/jlpea12010002
- URN
-
urn:nbn:de:bvb:29-opus4-180079
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
07.11.2022, 15:18 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Reiser, Daniel
- Reichel, Peter
- Pechmann, Stefan
- Mallah, Maen
- Oppelt, Maximilian
- Hagelauer, Amelie
- Breiling, Marco
- Fey, Dietmar
- Reichenbach, Marc
- Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
Entstanden
- 2021
Ähnliche Objekte (12)
Hardware Accelerators for Elliptic Curve Cryptography
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Architectures for adaptive low-power embedded multimedia systems
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Dynamically reconfigurable hardware for embedded control systems
Low-power neural network accelerators: advancements in custom floating-point techniques
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Hardware Accelerators for Elliptic Curve Cryptography
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Architectures for adaptive low-power embedded multimedia systems
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Dynamically reconfigurable hardware for embedded control systems
Low-power neural network accelerators: advancements in custom floating-point techniques
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Hardware Accelerators for Elliptic Curve Cryptography
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Architectures for adaptive low-power embedded multimedia systems
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Dynamically reconfigurable hardware for embedded control systems
Low-power neural network accelerators: advancements in custom floating-point techniques