- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Mannheim, Universität Mannheim, Diss., 2012
- Schlagwort
-
Hardwareentwurf ; Verbindungsstruktur ; Hochleistungsrechnen
- Ereignis
-
Veröffentlichung
- (wo)
-
Mannheim
- (wer)
-
Universitätsbibliothek Mannheim
- (wann)
-
2012
- Urheber
- Beteiligte Personen und Organisationen
- URN
-
urn:nbn:de:bsz:180-madoc-308492
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:45 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Geib, Benjamin Ulrich
- Brüning, Ulrich
- Universitätsbibliothek Mannheim
Entstanden
- 2012
Ähnliche Objekte (12)
Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware
Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware
Hybrid Hardware/Software Architectures for Network Packet Processing in Security Applications
Efficient Data Processing on Modern Hardware
Hardware efficient PDE solvers in quantized image processing
Hardware efficient PDE solvers in quantized image processing
Packet Forwarding using Efficient Hash Tables
Hardware-conscious techniques for efficient and reliable stateful stream processing
MxTasks: a novel processing model to support data processing on modern hardware
hXDP: Efficient Software Packet Processing on FPGA NICs: Pushing XDP into SmartNICs
Hardware Accelerated Stream Processing
Speculative protocol processing for high-speed packet forwarding
Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware
Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware
Hybrid Hardware/Software Architectures for Network Packet Processing in Security Applications
Efficient Data Processing on Modern Hardware
Hardware efficient PDE solvers in quantized image processing
Hardware efficient PDE solvers in quantized image processing
Packet Forwarding using Efficient Hash Tables
Hardware-conscious techniques for efficient and reliable stateful stream processing
MxTasks: a novel processing model to support data processing on modern hardware
hXDP: Efficient Software Packet Processing on FPGA NICs: Pushing XDP into SmartNICs
Hardware Accelerated Stream Processing
Speculative protocol processing for high-speed packet forwarding
Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware
Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware
Hybrid Hardware/Software Architectures for Network Packet Processing in Security Applications
Efficient Data Processing on Modern Hardware
Hardware efficient PDE solvers in quantized image processing
Hardware efficient PDE solvers in quantized image processing
Packet Forwarding using Efficient Hash Tables
Hardware-conscious techniques for efficient and reliable stateful stream processing
MxTasks: a novel processing model to support data processing on modern hardware
hXDP: Efficient Software Packet Processing on FPGA NICs: Pushing XDP into SmartNICs
Hardware Accelerated Stream Processing