Hochschulschrift
Algorithm architecture trade offs in network processor design
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783826590443
3826590449
- Maße
-
21 cm
- Umfang
-
VIII, 182 S.
- Sprache
-
Englisch
- Anmerkungen
-
Ill., graph. Darst.
Zugl.: Zürich, Eidgenössische Techn. Hochsch., Diss., 2001
- Schlagwort
-
Paketvermittlungsnetz
IP
Dienstgüte
Computerarchitektur
RAM
Leistungsbewertung
- Ereignis
-
Veröffentlichung
- (wo)
-
Aachen
- (wer)
-
Shaker
- (wann)
-
2001
- Urheber
-
Gries, Matthias
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 14:00 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Gries, Matthias
- Shaker
Entstanden
- 2001
Ähnliche Objekte (12)
Time-processor trade-offs for universal parallel computers
A Network Processor Architecture for High Speed Carrier Grade Ethernet Networks
A network processor architecture for high speed carrier grade ethernet networks
A Network Processor Architecture with Application-Optimized Reconfigurable Processing Paths (FlexPath NP)
Dynamic Power Management in a Heterogeneous Processor Architecture
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Optimized processor - network adapter coupling for high performance applications
IBM PowerNP Network Processor : hardware, software and applications
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Time-processor trade-offs for universal parallel computers
A Network Processor Architecture for High Speed Carrier Grade Ethernet Networks
A network processor architecture for high speed carrier grade ethernet networks
A Network Processor Architecture with Application-Optimized Reconfigurable Processing Paths (FlexPath NP)
Dynamic Power Management in a Heterogeneous Processor Architecture
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Optimized processor - network adapter coupling for high performance applications
IBM PowerNP Network Processor : hardware, software and applications
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Efficient and flexible cryptographic co-processor architecture for server application
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Time-processor trade-offs for universal parallel computers
A Network Processor Architecture for High Speed Carrier Grade Ethernet Networks
A network processor architecture for high speed carrier grade ethernet networks
A Network Processor Architecture with Application-Optimized Reconfigurable Processing Paths (FlexPath NP)
Dynamic Power Management in a Heterogeneous Processor Architecture
Optimal global instruction scheduling for the Itanium processor architecture
Optimal global instruction scheduling for the Itanium processor architecture
Optimized processor - network adapter coupling for high performance applications
IBM PowerNP Network Processor : hardware, software and applications
Cryptonite : a programmable crypto processor architecture for high bandwidth applications
Efficient and flexible cryptographic co-processor architecture for server application