Power Optimization in Wireless Sensor Network Using VLSI Technique on FPGA Platform

to related objects

Location: Deutsche Nationalbibliothek Frankfurt am Main

Extent: 1 Online-Ressource.

Language: Englisch

Bibliographic citation: Power Optimization in Wireless Sensor Network Using VLSI Technique on FPGA Platform ; volume:56 ; number:2 ; day:28 ; month:3 ; year:2024 ; pages:1-22 ; date:4.2024
Neural processing letters ; 56, Heft 2 (28.3.2024), 1-22, 4.2024

Classification: Elektrotechnik, Elektronik

Creator: Leelakrishnan, Saranya
Chakrapani, Arvind

Contributor: SpringerLink (Online service)

DOI: 10.1007/s11063-024-11495-2

URN: urn:nbn:de:101:1-2407252125094.763178268870

Rights: Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.

Last update: 14.08.2025, 10:46 AM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Show original at data provider

Associated

Leelakrishnan, Saranya
Chakrapani, Arvind
SpringerLink (Online service)

Other Objects (12)

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

VLSI implementation of AES Encryption/Decryption Algorithm using FPGA

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

FPGA implementation of JPEG encoder architectures for wireless networks

FPGA based wireless sensor node with customizable event-driven architecture

Extending the BEAGLE library to a multi-FPGA platform

Wireless Extension Mechanism and Logic Design for FPGA-based Ethernet Powerlink Node

VLSI-Systeme

Hochschulschrift

VLSI-Komplexitätsuntersuchungen

zweidimensionales bewegtes Bild

Platform independent CPU/FPGA co-design: the OscImp-Digital framework

Design of Object Detection Systems on a SoC-FPGA Platform

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

VLSI implementation of AES Encryption/Decryption Algorithm using FPGA

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

FPGA implementation of JPEG encoder architectures for wireless networks

FPGA based wireless sensor node with customizable event-driven architecture

Extending the BEAGLE library to a multi-FPGA platform

Wireless Extension Mechanism and Logic Design for FPGA-based Ethernet Powerlink Node

VLSI-Systeme

Hochschulschrift

VLSI-Komplexitätsuntersuchungen

zweidimensionales bewegtes Bild

Platform independent CPU/FPGA co-design: the OscImp-Digital framework

Design of Object Detection Systems on a SoC-FPGA Platform

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

VLSI implementation of AES Encryption/Decryption Algorithm using FPGA

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

FPGA implementation of JPEG encoder architectures for wireless networks

FPGA based wireless sensor node with customizable event-driven architecture

Extending the BEAGLE library to a multi-FPGA platform

Wireless Extension Mechanism and Logic Design for FPGA-based Ethernet Powerlink Node

VLSI-Systeme

Hochschulschrift

VLSI-Komplexitätsuntersuchungen

zweidimensionales bewegtes Bild

Platform independent CPU/FPGA co-design: the OscImp-Digital framework

Design of Object Detection Systems on a SoC-FPGA Platform

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.

Power Optimization in Wireless Sensor Network Using VLSI Technique on FPGA Platform

Object Details

References and Relationships

Classification and Topics

Contributors, Places and Time

Further information

Data provider

Associated

Other Objects (12)

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

VLSI implementation of AES Encryption/Decryption Algorithm using FPGA

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

FPGA implementation of JPEG encoder architectures for wireless networks

FPGA based wireless sensor node with customizable event-driven architecture

Extending the BEAGLE library to a multi-FPGA platform

Wireless Extension Mechanism and Logic Design for FPGA-based Ethernet Powerlink Node

VLSI-Systeme

VLSI-Systeme

VLSI-Komplexitätsuntersuchungen

Platform independent CPU/FPGA co-design: the OscImp-Digital framework

Design of Object Detection Systems on a SoC-FPGA Platform

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

VLSI implementation of AES Encryption/Decryption Algorithm using FPGA

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

FPGA implementation of JPEG encoder architectures for wireless networks

FPGA based wireless sensor node with customizable event-driven architecture

Extending the BEAGLE library to a multi-FPGA platform

Wireless Extension Mechanism and Logic Design for FPGA-based Ethernet Powerlink Node

VLSI-Systeme

VLSI-Systeme

VLSI-Komplexitätsuntersuchungen

Platform independent CPU/FPGA co-design: the OscImp-Digital framework

Design of Object Detection Systems on a SoC-FPGA Platform

ARM-FPGA-based platform for reconfigurable wireless communication systems using partial reconfiguration

VLSI implementation of AES Encryption/Decryption Algorithm using FPGA

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

FPGA implementation of JPEG encoder architectures for wireless networks

FPGA based wireless sensor node with customizable event-driven architecture

Extending the BEAGLE library to a multi-FPGA platform

Wireless Extension Mechanism and Logic Design for FPGA-based Ethernet Powerlink Node

VLSI-Systeme

VLSI-Systeme

VLSI-Komplexitätsuntersuchungen

Platform independent CPU/FPGA co-design: the OscImp-Digital framework

Design of Object Detection Systems on a SoC-FPGA Platform

Related objects

Reset password