- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1687-3963
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
online resource.
- Erschienen in
-
FPGA implementation of JPEG encoder architectures for wireless networks ; volume:2017 ; number:1 ; day:11 ; month:8 ; year:2016 ; pages:1-19 ; date:12.2017
EURASIP journal on embedded systems / European Association for Speech, Signal and Image Processing ; 2017, Heft 1 (11.8.2016), 1-19, 12.2017
- Urheber
-
Scavongelli, C.
- Beteiligte Personen und Organisationen
-
Conti, M.
SpringerLink (Online service)
- DOI
-
10.1186/s13639-016-0047-5
- URN
-
urn:nbn:de:1111-2016090923923
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:55 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Scavongelli, C.
- Conti, M.
- SpringerLink (Online service)
Ähnliche Objekte (12)
Design and implementation of wireless multimedia sensor network node based on FPGA and binocular vision
RFET Reconfigurable Devices: Power Aware FPGA Architectures and Toolflow
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Resource-constrained FPGA implementation of YOLOv2
Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission
Multi-encoder attention-based architectures for sound recognition with partial visual assistance
High performance IIR filter implementation on FPGA
Exploring Variational Auto-encoder Architectures, Configurations, and Datasets for Generative Music Explainable AI
FPGA based wireless sensor node with customizable event-driven architecture
Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic
Remote Security Threats and Protection of Modern FPGA-SoC Architectures
Software Defined Radio Feature Modelling and Implementation of RDS2 Encoder
Design and implementation of wireless multimedia sensor network node based on FPGA and binocular vision
RFET Reconfigurable Devices: Power Aware FPGA Architectures and Toolflow
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Resource-constrained FPGA implementation of YOLOv2
Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission
Multi-encoder attention-based architectures for sound recognition with partial visual assistance
High performance IIR filter implementation on FPGA
Exploring Variational Auto-encoder Architectures, Configurations, and Datasets for Generative Music Explainable AI
FPGA based wireless sensor node with customizable event-driven architecture
Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic
Remote Security Threats and Protection of Modern FPGA-SoC Architectures
Software Defined Radio Feature Modelling and Implementation of RDS2 Encoder
Design and implementation of wireless multimedia sensor network node based on FPGA and binocular vision
RFET Reconfigurable Devices: Power Aware FPGA Architectures and Toolflow
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Resource-constrained FPGA implementation of YOLOv2
Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission
Multi-encoder attention-based architectures for sound recognition with partial visual assistance
High performance IIR filter implementation on FPGA
Exploring Variational Auto-encoder Architectures, Configurations, and Datasets for Generative Music Explainable AI
FPGA based wireless sensor node with customizable event-driven architecture
Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic
Remote Security Threats and Protection of Modern FPGA-SoC Architectures