- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1687-3963
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
online resource.
- Bibliographic citation
-
FPGA implementation of JPEG encoder architectures for wireless networks ; volume:2017 ; number:1 ; day:11 ; month:8 ; year:2016 ; pages:1-19 ; date:12.2017
EURASIP journal on embedded systems / European Association for Speech, Signal and Image Processing ; 2017, Heft 1 (11.8.2016), 1-19, 12.2017
- Creator
-
Scavongelli, C.
- Contributor
-
Conti, M.
SpringerLink (Online service)
- DOI
-
10.1186/s13639-016-0047-5
- URN
-
urn:nbn:de:1111-2016090923923
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
14.08.2025, 10:55 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Scavongelli, C.
- Conti, M.
- SpringerLink (Online service)
Other Objects (12)
Design and implementation of wireless multimedia sensor network node based on FPGA and binocular vision
RFET Reconfigurable Devices: Power Aware FPGA Architectures and Toolflow
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Resource-constrained FPGA implementation of YOLOv2
Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission
Multi-encoder attention-based architectures for sound recognition with partial visual assistance
High performance IIR filter implementation on FPGA
Exploring Variational Auto-encoder Architectures, Configurations, and Datasets for Generative Music Explainable AI
FPGA based wireless sensor node with customizable event-driven architecture
Remote Security Threats and Protection of Modern FPGA-SoC Architectures
Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic
Software Defined Radio Feature Modelling and Implementation of RDS2 Encoder
Design and implementation of wireless multimedia sensor network node based on FPGA and binocular vision
RFET Reconfigurable Devices: Power Aware FPGA Architectures and Toolflow
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Resource-constrained FPGA implementation of YOLOv2
Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission
Multi-encoder attention-based architectures for sound recognition with partial visual assistance
High performance IIR filter implementation on FPGA
Exploring Variational Auto-encoder Architectures, Configurations, and Datasets for Generative Music Explainable AI
FPGA based wireless sensor node with customizable event-driven architecture
Remote Security Threats and Protection of Modern FPGA-SoC Architectures
Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic
Software Defined Radio Feature Modelling and Implementation of RDS2 Encoder
Design and implementation of wireless multimedia sensor network node based on FPGA and binocular vision
RFET Reconfigurable Devices: Power Aware FPGA Architectures and Toolflow
The Customizable Virtual FPGA: Generation, System Integration and Configuration of Application-Specific Heterogeneous FPGA Architectures
Resource-constrained FPGA implementation of YOLOv2
Design and FPGA implementation of a wireless hyperchaotic communication system for secure real-time image transmission
Multi-encoder attention-based architectures for sound recognition with partial visual assistance
High performance IIR filter implementation on FPGA
Exploring Variational Auto-encoder Architectures, Configurations, and Datasets for Generative Music Explainable AI
FPGA based wireless sensor node with customizable event-driven architecture
Remote Security Threats and Protection of Modern FPGA-SoC Architectures
Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic