Hochschulschrift
Abstractions for Performance Programming on Multi-Core Architectures with Hierarchical Memory
- Weitere Titel
-
Abstraktionen zur performanten Programmierung von Multi-Core Architekturen mit hierarchischem Speicher
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: Aachen : Apprimus Verlag, 2016
RWTH Aachen University, Dissertation, 2016
- Erschienen in
-
Ergebnisse aus der Informatik ; 7
- Schlagwort
-
Mehrkernprozessor
Speicherhierarchie
Gemeinsamer Speicher
Parallelverarbeitung
Programmierung
Abstraktionsebene
Mehrprozessorsystem
NUMA-Architektur
OpenMP
- Ereignis
-
Veröffentlichung
- (wo)
-
Aachen
- (wer)
-
Universitätsbibliothek der RWTH Aachen
- (wann)
-
2016
- Urheber
- Beteiligte Personen und Organisationen
-
Müller, Mathias S.
Bischof, Christian
Chapman, Barbara
- URN
-
urn:nbn:de:hbz:82-rwth-2016-062610
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
- 15.08.2025, 05:20 UTC
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Terboven, Christian
- Müller, Mathias S.
- Bischof, Christian
- Chapman, Barbara
- Universitätsbibliothek der RWTH Aachen
Entstanden
- 2016
Ähnliche Objekte (12)
Abstractions for performance programming on multi-core architectures with hierarchial memory
Query processing on multi-core architectures
Network coding strategies for multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Predictable and high performance multi-core architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Design and Programming Methods for Reconfigurable Multi-Core Architectures using a Network-on-Chip-Centric Approach
A practical programming model for the multi-core era : proceedings
Analysis and simulation of scheduling techniques for real-time embedded multi-core architectures
Strategies to parallelize a finite element mesh truncation technique on multi-core and many-core architectures
Provably sound semantics stack for multi-core system programming with kernel threads
Multi-core symbolic bisimulation minimisation
Abstractions for performance programming on multi-core architectures with hierarchial memory
Query processing on multi-core architectures
Network coding strategies for multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Predictable and high performance multi-core architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Design and Programming Methods for Reconfigurable Multi-Core Architectures using a Network-on-Chip-Centric Approach
A practical programming model for the multi-core era : proceedings
Analysis and simulation of scheduling techniques for real-time embedded multi-core architectures
Strategies to parallelize a finite element mesh truncation technique on multi-core and many-core architectures
Provably sound semantics stack for multi-core system programming with kernel threads
Multi-core symbolic bisimulation minimisation
Abstractions for performance programming on multi-core architectures with hierarchial memory
Query processing on multi-core architectures
Network coding strategies for multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Predictable and high performance multi-core architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Design and Programming Methods for Reconfigurable Multi-Core Architectures using a Network-on-Chip-Centric Approach
A practical programming model for the multi-core era : proceedings
Analysis and simulation of scheduling techniques for real-time embedded multi-core architectures
Strategies to parallelize a finite element mesh truncation technique on multi-core and many-core architectures
Provably sound semantics stack for multi-core system programming with kernel threads