- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1433-2787
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
online resource.
- Erschienen in
-
Multi-core symbolic bisimulation minimisation ; day:2 ; month:8 ; year:2017 ; pages:1-21
International journal on software tools for technology transfer ; (2.8.2017), 1-21
- Urheber
-
Dijk, Tom van
- Beteiligte Personen und Organisationen
-
Pol, Jaco Van De
SpringerLink (Online service)
- DOI
-
10.1007/s10009-017-0468-z
- URN
-
urn:nbn:de:1111-2017101812741
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:38 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Dijk, Tom van
- Pol, Jaco Van De
- SpringerLink (Online service)
Ähnliche Objekte (12)
parMERASA Multi-core RTOS Kernel
Query processing on multi-core architectures
Algorithm libraries for multi-core processors
Network coding strategies for multi-core architectures
MCSTL: the multi-core standard template library
Scalable Consistency in the Multi-core Era
Sylvan: multi-core framework for decision diagrams
Network Coding Strategies for Multi-Core Architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Predictable and high performance multi-core architectures
Deployment designs for multi-core real-time systems
Thermal modeling and management of multi-core processors
parMERASA Multi-core RTOS Kernel
Query processing on multi-core architectures
Algorithm libraries for multi-core processors
Network coding strategies for multi-core architectures
MCSTL: the multi-core standard template library
Scalable Consistency in the Multi-core Era
Sylvan: multi-core framework for decision diagrams
Network Coding Strategies for Multi-Core Architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Predictable and high performance multi-core architectures
Deployment designs for multi-core real-time systems
Thermal modeling and management of multi-core processors
parMERASA Multi-core RTOS Kernel
Query processing on multi-core architectures
Algorithm libraries for multi-core processors
Network coding strategies for multi-core architectures
MCSTL: the multi-core standard template library
Scalable Consistency in the Multi-core Era
Sylvan: multi-core framework for decision diagrams
Network Coding Strategies for Multi-Core Architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Predictable and high performance multi-core architectures
Deployment designs for multi-core real-time systems