Design and Programming Methods for Reconfigurable Multi-Core Architectures using a Network-on-Chip-Centric Approach
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Dresden, Technische Universität Dresden, Dissertation, 2021
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Design
Asir
- Event
-
Veröffentlichung
- (where)
-
Dresden
- (who)
-
Technische Universität Dresden
- (when)
-
2022
- Creator
- Contributor
- URN
-
urn:nbn:de:bsz:14-qucosa2-798707
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:49 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Rettkowski, Jens
- Stroobandt, Dirk
- Göhringer, Diana
- Technische Universität Dresden
Time of origin
- 2022
Other Objects (12)
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Abstractions for performance programming on multi-core architectures with hierarchial memory
Abstractions for Performance Programming on Multi-Core Architectures with Hierarchical Memory
Dynamic coarse grained reconfigurable architectures
Dynamically reconfigurable architectures : 22.02.1998 - 27.02.1998
Query processing on multi-core architectures
Object-oriented development for reconfigurable architectures
Bitonic Sorting on Dynamically Reconfigurable Architectures
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Trustworthy reconfigurable systems : enhancing the security capabilities of reconfigurable hardware architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Abstractions for performance programming on multi-core architectures with hierarchial memory
Abstractions for Performance Programming on Multi-Core Architectures with Hierarchical Memory
Dynamic coarse grained reconfigurable architectures
Dynamically reconfigurable architectures : 22.02.1998 - 27.02.1998
Query processing on multi-core architectures
Object-oriented development for reconfigurable architectures
Bitonic Sorting on Dynamically Reconfigurable Architectures
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Trustworthy reconfigurable systems : enhancing the security capabilities of reconfigurable hardware architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Abstractions for performance programming on multi-core architectures with hierarchial memory
Abstractions for Performance Programming on Multi-Core Architectures with Hierarchical Memory
Dynamic coarse grained reconfigurable architectures
Dynamically reconfigurable architectures : 22.02.1998 - 27.02.1998
Query processing on multi-core architectures
Object-oriented development for reconfigurable architectures
Bitonic Sorting on Dynamically Reconfigurable Architectures
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures