FPGA design and implementation for montgomery multiplication algorithm using MATLAB HDL coder

to related objects

Location: Deutsche Nationalbibliothek Frankfurt am Main

Extent: 1 Online-Ressource.

Language: Englisch

Bibliographic citation: FPGA design and implementation for montgomery multiplication algorithm using MATLAB HDL coder ; volume:48 ; number:1 ; day:23 ; month:12 ; year:2024 ; pages:1-16 ; date:12.2024
Bulletin of the National Research Centre / al- Markaz al-Qaumī li-'l-Buḥūṭ ; 48, Heft 1 (23.12.2024), 1-16, 12.2024

Classification: Elektrotechnik, Elektronik

Creator: Elsayed, Ghada
Abass, Eman S.

Contributor: SpringerLink (Online service)

DOI: 10.1186/s42269-024-01285-0

URN: urn:nbn:de:101:1-2503022110062.386634642752

Rights: Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.

Last update: 16.08.2028, 6:33 AM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Show original at data provider

Associated

Elsayed, Ghada
Abass, Eman S.
SpringerLink (Online service)

Other Objects (12)

Faster Montgomery multiplication and Multi-Scalar-Multiplication for SNARKs

An optimizing technique for using MATLAB HDL coder

Implementation and Design of FIR Filters using Verilog HDL and FPGA

Design and Implemetation of FPGA based Software Defined Radio Using Simulink HDL Coder

UpWB: An Uncoupled Architecture Design for White-box Cryptography Using Vectorized Montgomery Multiplication

Hochschulschrift

Referenzwerte für Apolipoproteine und HDL-2/HDL-3 [HDL-HDL] im Kindesalter

Souvenir-Glas

Montgomery

Kapitel

Multiplication

Kapitel

Multiplication

Kapitel

Multiplication

Kapitel

Multiplication.

Abschnitt

Multiplication

Faster Montgomery multiplication and Multi-Scalar-Multiplication for SNARKs

An optimizing technique for using MATLAB HDL coder

Implementation and Design of FIR Filters using Verilog HDL and FPGA

Design and Implemetation of FPGA based Software Defined Radio Using Simulink HDL Coder

UpWB: An Uncoupled Architecture Design for White-box Cryptography Using Vectorized Montgomery Multiplication

Hochschulschrift

Referenzwerte für Apolipoproteine und HDL-2/HDL-3 [HDL-HDL] im Kindesalter

Souvenir-Glas

Montgomery

Kapitel

Multiplication

Kapitel

Multiplication

Kapitel

Multiplication

Kapitel

Multiplication.

Abschnitt

Multiplication

Faster Montgomery multiplication and Multi-Scalar-Multiplication for SNARKs

An optimizing technique for using MATLAB HDL coder

Implementation and Design of FIR Filters using Verilog HDL and FPGA

Design and Implemetation of FPGA based Software Defined Radio Using Simulink HDL Coder

UpWB: An Uncoupled Architecture Design for White-box Cryptography Using Vectorized Montgomery Multiplication

Hochschulschrift

Referenzwerte für Apolipoproteine und HDL-2/HDL-3 [HDL-HDL] im Kindesalter

Souvenir-Glas

Montgomery

Kapitel

Multiplication

Kapitel

Multiplication

Kapitel

Multiplication

Kapitel

Multiplication.

Abschnitt

Multiplication

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.

FPGA design and implementation for montgomery multiplication algorithm using MATLAB HDL coder

Object Details

References and Relationships

Classification and Topics

Contributors, Places and Time

Further information

Data provider

Associated

Other Objects (12)

Faster Montgomery multiplication and Multi-Scalar-Multiplication for SNARKs

An optimizing technique for using MATLAB HDL coder

Implementation and Design of FIR Filters using Verilog HDL and FPGA

Design and Implemetation of FPGA based Software Defined Radio Using Simulink HDL Coder

UpWB: An Uncoupled Architecture Design for White-box Cryptography Using Vectorized Montgomery Multiplication

Referenzwerte für Apolipoproteine und HDL-2/HDL-3 [HDL-HDL] im Kindesalter

Montgomery

Multiplication

Multiplication

Multiplication

Multiplication.

Multiplication

Faster Montgomery multiplication and Multi-Scalar-Multiplication for SNARKs

An optimizing technique for using MATLAB HDL coder

Implementation and Design of FIR Filters using Verilog HDL and FPGA

Design and Implemetation of FPGA based Software Defined Radio Using Simulink HDL Coder

UpWB: An Uncoupled Architecture Design for White-box Cryptography Using Vectorized Montgomery Multiplication

Referenzwerte für Apolipoproteine und HDL-2/HDL-3 [HDL-HDL] im Kindesalter

Montgomery

Multiplication

Multiplication

Multiplication

Multiplication.

Multiplication

Faster Montgomery multiplication and Multi-Scalar-Multiplication for SNARKs

An optimizing technique for using MATLAB HDL coder

Implementation and Design of FIR Filters using Verilog HDL and FPGA

Design and Implemetation of FPGA based Software Defined Radio Using Simulink HDL Coder

UpWB: An Uncoupled Architecture Design for White-box Cryptography Using Vectorized Montgomery Multiplication

Referenzwerte für Apolipoproteine und HDL-2/HDL-3 [HDL-HDL] im Kindesalter

Montgomery

Multiplication

Multiplication

Multiplication

Multiplication.

Multiplication

Related objects

Reset password