A hybrid RISC-V architecture supporting mixed timing-critical and high performance workloads

to related objects

Alternative title: Eine hybride RISC-V-Architektur, die gemischte zeitkritische und Hochleistungs-Workloads unterstützt

Location: Deutsche Nationalbibliothek Frankfurt am Main

Extent: Online-Ressource

Language: Deutsch

Notes: Oldenburg, Universität Oldenburg, Dissertation, 2023

Keyword: Eingebettetes System
Echtzeitsystem
Computerarchitektur
Mehrprozessorsystem
Leistungsbewertung
Worst-Case-Laufzeit
Systemplattform

Event: Veröffentlichung

(where): Oldenburg

(who): BIS der Universität Oldenburg

(when): 2023

Creator: Poorhosseini, Mehrdad

Contributor: Nebel, Wolfgang
Reineke, Jan

URN: urn:nbn:de:gbv:715-oops-58632

Rights: Der Zugriff auf das Objekt ist unbeschränkt möglich.

Last update: 14.08.2025, 10:44 AM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Show original at data provider

Associated

Poorhosseini, Mehrdad
Nebel, Wolfgang
Reineke, Jan
BIS der Universität Oldenburg

Time of origin

2023

Other Objects (12)

Graffiti | Streetart

Risc

Das RISC-Konzept

Das RISC-Konzept

Porting Debian to the RISC-V architecture: Tales from a long quest

zweidimensionales bewegtes Bild

Porting Debian to the RISC-V architecture: Tales from a long quest

Cellular DBMS : customizable and autonomous data management using a RISC-style architecture

Hochschulschrift

Cellular DBMS : customizable and autonomous data management using a RISC-style architecture

Supporting timing analysis of vehicular embedded systems through the refinement of timing constraints

Supporting timing analysis of vehicular embedded systems through the refinement of timing constraints

Rechnerentwurf : Rechenwerke, Mikroprogrammierung, RISC

Rechnerentwurf : Rechenwerke, Mikroprogrammierung, RISC

Valgrind on RISC-V

zweidimensionales bewegtes Bild

Valgrind on RISC-V

Zeitungsausschnitte Orte Ri-Sc

Akten

Zeitungsausschnitte Orte Ri-Sc

AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors

AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors

Endougenous Timing in a Mixed Duopoly

Arbeitspapier

Endougenous Timing in a Mixed Duopoly

Der Markt von RISC-Prozessoren

Der Markt von RISC-Prozessoren

Effizienter Entwurf grosser RISC-Prozessoren

Hochschulschrift

Effizienter Entwurf grosser RISC-Prozessoren

Graffiti | Streetart

Risc

Das RISC-Konzept

Das RISC-Konzept

Porting Debian to the RISC-V architecture: Tales from a long quest

zweidimensionales bewegtes Bild

Porting Debian to the RISC-V architecture: Tales from a long quest

Cellular DBMS : customizable and autonomous data management using a RISC-style architecture

Hochschulschrift

Cellular DBMS : customizable and autonomous data management using a RISC-style architecture

Supporting timing analysis of vehicular embedded systems through the refinement of timing constraints

Supporting timing analysis of vehicular embedded systems through the refinement of timing constraints

Rechnerentwurf : Rechenwerke, Mikroprogrammierung, RISC

Rechnerentwurf : Rechenwerke, Mikroprogrammierung, RISC

Valgrind on RISC-V

zweidimensionales bewegtes Bild

Valgrind on RISC-V

Zeitungsausschnitte Orte Ri-Sc

Akten

Zeitungsausschnitte Orte Ri-Sc

AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors

AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors

Endougenous Timing in a Mixed Duopoly

Arbeitspapier

Endougenous Timing in a Mixed Duopoly

Der Markt von RISC-Prozessoren

Der Markt von RISC-Prozessoren

Effizienter Entwurf grosser RISC-Prozessoren

Hochschulschrift

Effizienter Entwurf grosser RISC-Prozessoren

Graffiti | Streetart

Risc

Das RISC-Konzept

Das RISC-Konzept

Porting Debian to the RISC-V architecture: Tales from a long quest

zweidimensionales bewegtes Bild

Porting Debian to the RISC-V architecture: Tales from a long quest

Cellular DBMS : customizable and autonomous data management using a RISC-style architecture

Hochschulschrift

Cellular DBMS : customizable and autonomous data management using a RISC-style architecture

Supporting timing analysis of vehicular embedded systems through the refinement of timing constraints

Supporting timing analysis of vehicular embedded systems through the refinement of timing constraints

Rechnerentwurf : Rechenwerke, Mikroprogrammierung, RISC

Rechnerentwurf : Rechenwerke, Mikroprogrammierung, RISC

Valgrind on RISC-V

zweidimensionales bewegtes Bild

Valgrind on RISC-V

Zeitungsausschnitte Orte Ri-Sc

Akten

Zeitungsausschnitte Orte Ri-Sc

AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors

AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors

Endougenous Timing in a Mixed Duopoly

Arbeitspapier

Endougenous Timing in a Mixed Duopoly

Der Markt von RISC-Prozessoren

Der Markt von RISC-Prozessoren

Effizienter Entwurf grosser RISC-Prozessoren

Hochschulschrift

Effizienter Entwurf grosser RISC-Prozessoren

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.