Hochschulschrift
Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Dresden, Technische Universität Dresden, Dissertation, 2020
- Classification
-
Informatik
- Event
-
Veröffentlichung
- (where)
-
Dresden
- (who)
-
Technische Universität Dresden
- (when)
-
2021
- Creator
- Contributor
- URN
-
urn:nbn:de:bsz:14-qucosa2-732953
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
14.08.2025, 11:01 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
- Jahan Lisa, Nusrat
- Lehner, Wolfgang
- Bach Pedersen, Torben
- Technische Universität Dresden
Time of origin
- 2021
Other Objects (12)
Adaptive lightweight compression acceleration on hybrid CPU-FPGA system
How Many CPU Cores is an FPGA Worth? Lessons Learned from Accelerating String Sorting on a CPU-FPGA System
Quantum AI simulator using a hybrid CPU–FPGA approach
JackHammer: efficient Rowhammer on heterogeneous FPGA-CPU platforms
Platform independent CPU/FPGA co-design: the OscImp-Digital framework
Implementierung einer 4-Bit MiniCPU in VHDL auf einem FPGA
ML inference acceleration for lightweight VMMs
FPGA-based Query Acceleration for Non-relational Databases
Der ATLAS-LVL2-Trigger mit FPGA-Prozessoren : Entwicklung, Aufbau und Funktionsnachweis des hybriden FPGA/CPU-basierten Prozessorsystems ATLANTIS
A hybrid-CPU-FPGA-based solution to the recovery of sha256crypt-hashed passwords
Evaluation of high-level languages for general FPGA acceleration
Differential lossless compression for high-speed FPGA cameras
Adaptive lightweight compression acceleration on hybrid CPU-FPGA system
How Many CPU Cores is an FPGA Worth? Lessons Learned from Accelerating String Sorting on a CPU-FPGA System
Quantum AI simulator using a hybrid CPU–FPGA approach
JackHammer: efficient Rowhammer on heterogeneous FPGA-CPU platforms
Platform independent CPU/FPGA co-design: the OscImp-Digital framework
Implementierung einer 4-Bit MiniCPU in VHDL auf einem FPGA
ML inference acceleration for lightweight VMMs
FPGA-based Query Acceleration for Non-relational Databases
Der ATLAS-LVL2-Trigger mit FPGA-Prozessoren : Entwicklung, Aufbau und Funktionsnachweis des hybriden FPGA/CPU-basierten Prozessorsystems ATLANTIS
A hybrid-CPU-FPGA-based solution to the recovery of sha256crypt-hashed passwords
Evaluation of high-level languages for general FPGA acceleration
Differential lossless compression for high-speed FPGA cameras
Adaptive lightweight compression acceleration on hybrid CPU-FPGA system
How Many CPU Cores is an FPGA Worth? Lessons Learned from Accelerating String Sorting on a CPU-FPGA System
Quantum AI simulator using a hybrid CPU–FPGA approach
JackHammer: efficient Rowhammer on heterogeneous FPGA-CPU platforms
Platform independent CPU/FPGA co-design: the OscImp-Digital framework
Implementierung einer 4-Bit MiniCPU in VHDL auf einem FPGA
ML inference acceleration for lightweight VMMs
FPGA-based Query Acceleration for Non-relational Databases
Der ATLAS-LVL2-Trigger mit FPGA-Prozessoren : Entwicklung, Aufbau und Funktionsnachweis des hybriden FPGA/CPU-basierten Prozessorsystems ATLANTIS
A hybrid-CPU-FPGA-based solution to the recovery of sha256crypt-hashed passwords
Evaluation of high-level languages for general FPGA acceleration