Nibbling MAYO: Optimized Implementations for AVX2 and Cortex-M4
Abstract: MAYO is a popular high-calorie condiment as well as an auspicious candidate in the ongoing NIST competition for additional post-quantum signature schemes achieving competitive signature and public key sizes. In this work, we present high-speed implementations of MAYO using the AVX2 and Armv7E-M instruction sets targeting recent x86 platforms and the Arm Cortex-M4. Moreover, the main contribution of our work is showing that MAYO can be even faster when switching from a bitsliced representation of keys to a nibble-sliced representation. While the bitsliced representation was primarily motivated by faster arithmetic on microcontrollers, we show that it is not necessary for achieving high performance on Cortex-M4. On Cortex-M4, we instead propose to implement the large matrix multiplications of MAYO using the Method of the Four Russians (M4R), which allows us to achieve better performance than when using the bitsliced approach. This results in up to 21% faster signing. For AVX2, the ch.... https://tches.iacr.org/index.php/TCHES/article/view/11427
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
Nibbling MAYO: Optimized Implementations for AVX2 and Cortex-M4 ; volume:2024 ; number:2 ; year:2024
IACR transactions on cryptographic hardware and embedded systems ; 2024, Heft 2 (2024)
- Urheber
-
Beullens, Ward
Campos, Fabio
Celi, Sofía
Hess, Basil
Kannwischer, Matthias J.
- DOI
-
10.46586/tches.v2024.i2.252-275
- URN
-
urn:nbn:de:101:1-2024032018001073860517
- Rechteinformation
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:44 MESZ
Datenpartner
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Beullens, Ward
- Campos, Fabio
- Celi, Sofía
- Hess, Basil
- Kannwischer, Matthias J.
Ähnliche Objekte (12)
Compact Dilithium Implementations on Cortex-M3 and Cortex-M4
Optimized One-Dimensional SQIsign Verification on Intel and Cortex-M4
Rainbow on Cortex-M4
MulLeak: Exploiting Multiply Instruction Leakage to Attack the Stack-optimized Kyber Implementation on Cortex-M4
Multi-moduli NTTs for Saber on Cortex-M3 and Cortex-M4
Classic McEliece on the ARM Cortex-M4
Cortex-M4 optimizations for R,M} LWE schemes
From SDL specifications to optimized parallel protocol implementations
Optimizing BIKE for the Intel Haswell and ARM Cortex-M4
Tab M4
Archivauskunft M4
M4 Heißfaserungsanlage
Compact Dilithium Implementations on Cortex-M3 and Cortex-M4
Optimized One-Dimensional SQIsign Verification on Intel and Cortex-M4
Rainbow on Cortex-M4
MulLeak: Exploiting Multiply Instruction Leakage to Attack the Stack-optimized Kyber Implementation on Cortex-M4
Multi-moduli NTTs for Saber on Cortex-M3 and Cortex-M4
Classic McEliece on the ARM Cortex-M4
Cortex-M4 optimizations for R,M} LWE schemes
From SDL specifications to optimized parallel protocol implementations
Optimizing BIKE for the Intel Haswell and ARM Cortex-M4
Tab M4
Archivauskunft M4
M4 Heißfaserungsanlage
Compact Dilithium Implementations on Cortex-M3 and Cortex-M4
Optimized One-Dimensional SQIsign Verification on Intel and Cortex-M4
Rainbow on Cortex-M4
MulLeak: Exploiting Multiply Instruction Leakage to Attack the Stack-optimized Kyber Implementation on Cortex-M4
Multi-moduli NTTs for Saber on Cortex-M3 and Cortex-M4
Classic McEliece on the ARM Cortex-M4
Cortex-M4 optimizations for R,M} LWE schemes
From SDL specifications to optimized parallel protocol implementations
Optimizing BIKE for the Intel Haswell and ARM Cortex-M4
Tab M4
Archivauskunft M4