Scenario-based meta-scheduling for energy-efficient, robust and adaptive time-triggered multi-core architectures
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Siegen, Universität Siegen, Dissertation, 2019
- Schlagwort
-
Time
Scheduling
Sicherheitskritisches System ; Network-on-Chip ; Energieeffizienz ; Mehrkernprozessor ; Scheduling
- Ereignis
-
Veröffentlichung
- (wo)
-
Siegen
- (wer)
-
Universitätsbibliothek der Universität Siegen
- (wann)
-
2019
- Urheber
- URN
-
urn:nbn:de:hbz:467-14715
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:52 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Sorkhpour, Babak
- Universitätsbibliothek der Universität Siegen
Entstanden
- 2019
Ähnliche Objekte (12)
Query processing on multi-core architectures
TIMEA: Time-triggered message-based multicore architecture for AUTOSAR
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Exploiting Speculative and Asymmetric Execution on Multicore Architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Schedule Synthesis for Time-Triggered Automotive Architectures
Energy-efficient cloud computing application solutions and architectures
Floating-point architectures for energy-efficient transprecision computing
Scheduling event-triggered and time-triggered applications with optimal reliability and predictability on networked multi-core chips
Sophisticated mediterranean climatedesign : collaborative proposals for energy-efficient architectures
Query processing on multi-core architectures
TIMEA: Time-triggered message-based multicore architecture for AUTOSAR
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Exploiting Speculative and Asymmetric Execution on Multicore Architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Schedule Synthesis for Time-Triggered Automotive Architectures
Energy-efficient cloud computing application solutions and architectures
Floating-point architectures for energy-efficient transprecision computing
Scheduling event-triggered and time-triggered applications with optimal reliability and predictability on networked multi-core chips
Sophisticated mediterranean climatedesign : collaborative proposals for energy-efficient architectures
Query processing on multi-core architectures
TIMEA: Time-triggered message-based multicore architecture for AUTOSAR
Predictable and high performance multi-core architectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Exploiting Speculative and Asymmetric Execution on Multicore Architectures
A Reconfigurable Processor for Heterogeneous Multi-Core Architectures
Schedule Synthesis for Time-Triggered Automotive Architectures
Energy-efficient cloud computing application solutions and architectures
Floating-point architectures for energy-efficient transprecision computing
Scheduling event-triggered and time-triggered applications with optimal reliability and predictability on networked multi-core chips