Hochschulschrift
Run time reconfigurable co-emulation for hardware assisted functional verification and test of FPGA designs
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783866641846
3866641842
- Maße
-
21 cm
- Umfang
-
XVI, 167 S.
- Ausgabe
-
1. Aufl.
- Sprache
-
Englisch
- Anmerkungen
-
graph. Darst.
Zugl.: Hamburg, Techn. Univ., Diss., 2006
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Field programmable gate array
Logiksynthese
Rekonfiguration
Hardware-in-the-loop
Hardwareverifikation
Systemplattform
- Ereignis
-
Veröffentlichung
- (wo)
-
Berlin
- (wer)
-
Mensch-&-Buch-Verl.
- (wann)
-
2007
- Urheber
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.03.2025, 11:45 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Siripokarpirom, Rawat
- Mensch-&-Buch-Verl.
Entstanden
- 2007
Ähnliche Objekte (12)
Fault emulation for reconfigurable scan networks
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
Fault emulation : reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping
Fault emulation : reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping
FPGA-based reconfigurable on-board computing systems for space applications
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Detector Emulation for Athena WFI Performance Verification
Modeling and formal verification of probabilistic reconfigurable systems
Anwendungsexploration durch effiziente FPGA basierende Emulation unter Verwendung von dynamischer Rekonfigurierbarkeit
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
Fault emulation for reconfigurable scan networks
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
Fault emulation : reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping
Fault emulation : reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping
FPGA-based reconfigurable on-board computing systems for space applications
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Detector Emulation for Athena WFI Performance Verification
Modeling and formal verification of probabilistic reconfigurable systems
Anwendungsexploration durch effiziente FPGA basierende Emulation unter Verwendung von dynamischer Rekonfigurierbarkeit
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
Fault emulation for reconfigurable scan networks
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
Fault emulation : reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping
Fault emulation : reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping
FPGA-based reconfigurable on-board computing systems for space applications
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Detector Emulation for Athena WFI Performance Verification
Modeling and formal verification of probabilistic reconfigurable systems
Anwendungsexploration durch effiziente FPGA basierende Emulation unter Verwendung von dynamischer Rekonfigurierbarkeit