- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Stuttgart, Universität Stuttgart, Masterarbeit
- Classification
-
Elektrotechnik, Elektronik
- Event
-
Veröffentlichung
- (where)
-
Stuttgart
- (who)
-
Universitätsbibliothek der Universität Stuttgart
- (when)
-
2014
- Creator
-
Zhang, Shihao
- URN
-
urn:nbn:de:bsz:93-opus-92036
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:54 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Zhang, Shihao
- Universitätsbibliothek der Universität Stuttgart
Time of origin
- 2014
Other Objects (12)
FPGA-based reconfigurable cache mapping schemes: design and optimization
FPGA-based reconfigurable on-board computing systems for space applications
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
Just-in-time processor customization - on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Just-in-time processor customization on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Pre-routed FPGA cores for rapid system construction in a dynamic reconfigurable system
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
Anwendungsorientierte FPGA Architekturen : Virtual Coarse Grained Reconfigurable Array für die Berechnung arithmetischer Operation
FPGA-Based System Virtual Machines
FPGA-based reconfigurable cache mapping schemes: design and optimization
FPGA-based reconfigurable on-board computing systems for space applications
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
Just-in-time processor customization - on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Just-in-time processor customization on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Pre-routed FPGA cores for rapid system construction in a dynamic reconfigurable system
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
Anwendungsorientierte FPGA Architekturen : Virtual Coarse Grained Reconfigurable Array für die Berechnung arithmetischer Operation
FPGA-Based System Virtual Machines
FPGA-based reconfigurable cache mapping schemes: design and optimization
FPGA-based reconfigurable on-board computing systems for space applications
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
Just-in-time processor customization - on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Just-in-time processor customization on the feasibility and limitations of FPGA-based dynamically reconfigurable instruction set architectures
Pre-routed FPGA cores for rapid system construction in a dynamic reconfigurable system
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
Anwendungsorientierte FPGA Architekturen : Virtual Coarse Grained Reconfigurable Array für die Berechnung arithmetischer Operation