- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Stuttgart, Universität Stuttgart, Masterarbeit
- Klassifikation
-
Elektrotechnik, Elektronik
- Ereignis
-
Veröffentlichung
- (wo)
-
Stuttgart
- (wer)
-
Universitätsbibliothek der Universität Stuttgart
- (wann)
-
2014
- Urheber
-
Zhang, Shihao
- URN
-
urn:nbn:de:bsz:93-opus-92036
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
2025-08-14T10:49:56+0200
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Zhang, Shihao
- Universitätsbibliothek der Universität Stuttgart
Entstanden
- 2014
Ähnliche Objekte (12)
FPGA-based reconfigurable cache mapping schemes: design and optimization
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
FPGA-based reconfigurable on-board computing systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
FPGA-Based System Virtual Machines
An FPGA-based 3D backprojector
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
FPGA-based low-light image enhancement using Retinex algorithm and coarse-grained reconfigurable architecture
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
FPGA-based evaluation of cryptographic algorithms
Automated debugging methodology for FPGA-based systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
FPGA-based reconfigurable on-board computing systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
FPGA-Based System Virtual Machines
An FPGA-based 3D backprojector
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
FPGA-based low-light image enhancement using Retinex algorithm and coarse-grained reconfigurable architecture
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
FPGA-based evaluation of cryptographic algorithms
Automated debugging methodology for FPGA-based systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
FPGA-based reconfigurable on-board computing systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
FPGA-Based System Virtual Machines
An FPGA-based 3D backprojector
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
FPGA-based low-light image enhancement using Retinex algorithm and coarse-grained reconfigurable architecture
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
FPGA-based evaluation of cryptographic algorithms