Optimization of the Memory Subsystem of a Coarse Grained Reconfigurable Hardware Accelerator
- Weitere Titel
-
Optimierung des Speichersubsystems eines grobkörnig-rekonfigurierbaren Hardware Beschleunigers
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Darmstadt, Technische Universität Darmstadt, Dissertation, 2019
- Klassifikation
-
Informatik
- Ereignis
-
Veröffentlichung
- (wo)
-
Darmstadt
- (wer)
-
Universitäts- und Landesbibliothek Darmstadt
- (wann)
-
2019
- Urheber
- Beteiligte Personen und Organisationen
-
Hochberger, Christian
Göhringer, Diana
- URN
-
urn:nbn:de:tuda-tuprints-86743
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
14.08.2025, 10:55 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Jung, Lukas Johannes
- Hochberger, Christian
- Göhringer, Diana
- Universitäts- und Landesbibliothek Darmstadt
Entstanden
- 2019
Ähnliche Objekte (12)
Dynamic coarse grained reconfigurable architectures
Architectural synthesis of a coarse-grained run-time-reconfigurable accelerator for DSP applications
Coarse grained reconfigurable architecture design space exploration
Description and Specialization of Coarse-grained Reconfigurable Architectures
High performance memory communication architectures for coarse grained reconfigurable computing systems
Coarse grained hydrogels
Anwendungsorientierte FPGA Architekturen : Virtual Coarse Grained Reconfigurable Array für die Berechnung arithmetischer Operation
FPGA-based low-light image enhancement using Retinex algorithm and coarse-grained reconfigurable architecture
Coarse-grained distinguishability of field interactions
QUKU : a coarse grained paradigm for FPGAs
Coarse-grained simulations of membranes under tension
Fault-Tolerant Coarse-Grained Data-Flow Execution
Dynamic coarse grained reconfigurable architectures
Architectural synthesis of a coarse-grained run-time-reconfigurable accelerator for DSP applications
Coarse grained reconfigurable architecture design space exploration
Description and Specialization of Coarse-grained Reconfigurable Architectures
High performance memory communication architectures for coarse grained reconfigurable computing systems
Coarse grained hydrogels
Anwendungsorientierte FPGA Architekturen : Virtual Coarse Grained Reconfigurable Array für die Berechnung arithmetischer Operation
FPGA-based low-light image enhancement using Retinex algorithm and coarse-grained reconfigurable architecture
Coarse-grained distinguishability of field interactions
QUKU : a coarse grained paradigm for FPGAs
Coarse-grained simulations of membranes under tension
Fault-Tolerant Coarse-Grained Data-Flow Execution
Dynamic coarse grained reconfigurable architectures
Architectural synthesis of a coarse-grained run-time-reconfigurable accelerator for DSP applications
Coarse grained reconfigurable architecture design space exploration
Description and Specialization of Coarse-grained Reconfigurable Architectures
High performance memory communication architectures for coarse grained reconfigurable computing systems
Coarse grained hydrogels
Anwendungsorientierte FPGA Architekturen : Virtual Coarse Grained Reconfigurable Array für die Berechnung arithmetischer Operation
FPGA-based low-light image enhancement using Retinex algorithm and coarse-grained reconfigurable architecture
Coarse-grained distinguishability of field interactions
QUKU : a coarse grained paradigm for FPGAs
Coarse-grained simulations of membranes under tension