Konferenzschrift | Kongress
Embedded systems: design, analysis and verification : proceedings
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISBN
-
9783642388521
3642388523
- Maße
-
24 cm
- Umfang
-
XIV, 354 S.
- Sprache
-
Englisch
- Anmerkungen
-
Ill., graph. Darst.
Literaturangaben
- Erschienen in
-
IFIP advances in information and communication technology / International Federation for Information Processing ; 403
- Schlagwort
-
Eingebettetes System
- Ereignis
-
Veröffentlichung
- (wo)
-
[Berlin, Heidelberg]
- (wer)
-
Springer
- (wann)
-
2013
- Beteiligte Personen und Organisationen
-
Schirner, Gunar
Götz, Marcelo
Rettberg, Achim
Zanella, Mauro C.
Rammig, Franz Josef
International Federation for Information Processing. Technical Committee Computer Systems Technology
International Embedded Systems Symposium (4 : 2013 : Paderborn)
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:35 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Konferenzschrift
- Kongress
Beteiligte
- Schirner, Gunar
- Götz, Marcelo
- Rettberg, Achim
- Zanella, Mauro C.
- Rammig, Franz Josef
- International Federation for Information Processing. Technical Committee Computer Systems Technology
- International Embedded Systems Symposium (4 : 2013 : Paderborn)
- Springer
Entstanden
- 2013
Ähnliche Objekte (12)
Self-Verification - Verification of Embedded Systems after Deployment
Correct hardware design and verification methods : proceedings
Formal Verification of Concurrent Embedded Software
Optimized hybrid verification of embedded software
Formal Verification of Concurrent Embedded Software
Symbolic methods applied to formal verification and synthesis in embedded systems design
Efficient modeling, verification and analysis techniques to enhance the virtual prototype based design flow for embedded systems
Verification of temporal properties in embedded software
Towards Source-Level Timing Analysis of Embedded Software Using Functional Verification Methods
Analysis, architectures and modelling of embedded systems : proceedings
Virtual prototype centric verification for embedded system development
Low complexity embedded fingerprint verification and identification system
Self-Verification - Verification of Embedded Systems after Deployment
Correct hardware design and verification methods : proceedings
Formal Verification of Concurrent Embedded Software
Optimized hybrid verification of embedded software
Formal Verification of Concurrent Embedded Software
Symbolic methods applied to formal verification and synthesis in embedded systems design
Efficient modeling, verification and analysis techniques to enhance the virtual prototype based design flow for embedded systems
Verification of temporal properties in embedded software
Towards Source-Level Timing Analysis of Embedded Software Using Functional Verification Methods
Analysis, architectures and modelling of embedded systems : proceedings
Virtual prototype centric verification for embedded system development
Low complexity embedded fingerprint verification and identification system
Self-Verification - Verification of Embedded Systems after Deployment
Correct hardware design and verification methods : proceedings
Formal Verification of Concurrent Embedded Software
Optimized hybrid verification of embedded software
Formal Verification of Concurrent Embedded Software
Symbolic methods applied to formal verification and synthesis in embedded systems design
Efficient modeling, verification and analysis techniques to enhance the virtual prototype based design flow for embedded systems
Verification of temporal properties in embedded software
Towards Source-Level Timing Analysis of Embedded Software Using Functional Verification Methods
Analysis, architectures and modelling of embedded systems : proceedings
Virtual prototype centric verification for embedded system development