Hochschulschrift
Architecture synthesis for adaptive multiprocessor systems on chip
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Maße
-
30 cm
- Umfang
-
III, 142 S.
- Sprache
-
Englisch
- Anmerkungen
-
graph. Darst.
Potsdam, Univ., Diss., 2010
- Urheber
-
Ishebabi, Harold
- URN
-
urn:nbn:de:kobv:517-opus-41316
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:46 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Ishebabi, Harold
Ähnliche Objekte (12)
Runtime Adaptive System-on-Chip Communication Architecture
Adaptive techniques for mixed signal system on chip
CMOS-chip based printing system for combinatorial synthesis
CMOS-Chip Based Printing System for Combinatorial Synthesis
A decentralized adaptive architecture for ubiquitous augmented reality systems
A decentralized adaptive architecture for ubiquitous augmented reality systems
Adaptive time-triggered network-on-chip-based multi-core architecture: enhancing safety and energy efficiency
Adaptive architecture : follow nature's law
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Synthesis and exploration of loop accelerators for systems-on-a-chip
Synthesis and exploration of loop accelerators for systems-on-a-chip
Blue System
Runtime Adaptive System-on-Chip Communication Architecture
Adaptive techniques for mixed signal system on chip
CMOS-chip based printing system for combinatorial synthesis
CMOS-Chip Based Printing System for Combinatorial Synthesis
A decentralized adaptive architecture for ubiquitous augmented reality systems
A decentralized adaptive architecture for ubiquitous augmented reality systems
Adaptive time-triggered network-on-chip-based multi-core architecture: enhancing safety and energy efficiency
Adaptive architecture : follow nature's law
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Synthesis and exploration of loop accelerators for systems-on-a-chip
Synthesis and exploration of loop accelerators for systems-on-a-chip
Blue System
Runtime Adaptive System-on-Chip Communication Architecture
Adaptive techniques for mixed signal system on chip
CMOS-chip based printing system for combinatorial synthesis
CMOS-Chip Based Printing System for Combinatorial Synthesis
A decentralized adaptive architecture for ubiquitous augmented reality systems
A decentralized adaptive architecture for ubiquitous augmented reality systems
Adaptive time-triggered network-on-chip-based multi-core architecture: enhancing safety and energy efficiency
Adaptive architecture : follow nature's law
A fault-tolerant network-on-chip architecture for mixed-criticality systems
Synthesis and exploration of loop accelerators for systems-on-a-chip
Synthesis and exploration of loop accelerators for systems-on-a-chip