Hochschulschrift
Architecture synthesis for adaptive multiprocessor systems on chip
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Dimensions
-
30 cm
- Extent
-
III, 142 S.
- Language
-
Englisch
- Notes
-
graph. Darst.
Potsdam, Univ., Diss., 2010
- Creator
-
Ishebabi, Harold
- URN
-
urn:nbn:de:kobv:517-opus-41316
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:19 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
- Ishebabi, Harold
Other Objects (12)
Runtime Adaptive System-on-Chip Communication Architecture
Adaptive techniques for mixed signal system on chip
Adaptive kinematic textile architecture
A decentralized adaptive architecture for ubiquitous augmented reality systems
A decentralized adaptive architecture for ubiquitous augmented reality systems
CMOS-chip based printing system for combinatorial synthesis
CMOS-Chip Based Printing System for Combinatorial Synthesis
Adaptive time-triggered network-on-chip-based multi-core architecture: enhancing safety and energy efficiency
Adaptive architecture : follow nature's law
A fault-tolerant network-on-chip architecture for mixed-criticality systems
A Low-Power Multiprocessor Systems-on-Chip Architecture for Smart Dense Radars
Architecture design for distributed mixed-criticality systems based on multi-core chips
Runtime Adaptive System-on-Chip Communication Architecture
Adaptive techniques for mixed signal system on chip
Adaptive kinematic textile architecture
A decentralized adaptive architecture for ubiquitous augmented reality systems
A decentralized adaptive architecture for ubiquitous augmented reality systems
CMOS-chip based printing system for combinatorial synthesis
CMOS-Chip Based Printing System for Combinatorial Synthesis
Adaptive time-triggered network-on-chip-based multi-core architecture: enhancing safety and energy efficiency
Adaptive architecture : follow nature's law
A fault-tolerant network-on-chip architecture for mixed-criticality systems
A Low-Power Multiprocessor Systems-on-Chip Architecture for Smart Dense Radars
Architecture design for distributed mixed-criticality systems based on multi-core chips
Runtime Adaptive System-on-Chip Communication Architecture
Adaptive techniques for mixed signal system on chip
Adaptive kinematic textile architecture
A decentralized adaptive architecture for ubiquitous augmented reality systems
A decentralized adaptive architecture for ubiquitous augmented reality systems
CMOS-chip based printing system for combinatorial synthesis
CMOS-Chip Based Printing System for Combinatorial Synthesis
Adaptive time-triggered network-on-chip-based multi-core architecture: enhancing safety and energy efficiency
Adaptive architecture : follow nature's law
A fault-tolerant network-on-chip architecture for mixed-criticality systems
A Low-Power Multiprocessor Systems-on-Chip Architecture for Smart Dense Radars