- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
In: Proc. of 17th Int. Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems, Fiuggi, Italy (ACACES' 21)
- Event
-
Veröffentlichung
- (where)
-
Berlin
- (who)
-
Technische Universität Berlin
- (when)
-
2021
- Creator
-
Saavedra, Antonio
Nazar, Gabriel L.
Stawinoga, Nicolai
Juurlink, Ben
- DOI
-
10.14279/depositonce-12654
- Handle
-
11303/13881
- URN
-
urn:nbn:de:101:1-2021121508584320624234
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:29 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Saavedra, Antonio
- Nazar, Gabriel L.
- Stawinoga, Nicolai
- Juurlink, Ben
- Technische Universität Berlin
Time of origin
- 2021
Other Objects (12)
High-Level FPGA-Programmierung mit automatisch generierten Netzwerken von Automaten
High-Level Programming of FPGA-Accelerated Systems with Parallel Patterns
FPGA Design of Transposed Convolutions for Deep Learning Using High-Level Synthesis
FPGA-based Query Acceleration for Non-relational Databases
Adaptive lightweight compression acceleration on hybrid CPU-FPGA system
Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System
Evaluation of high-level query languages based on MapReduce in Big Data
Unternehmensprofil „High-Level mechatronics“
Objektorientierte High-Level Datenflussanalyse
High-Level Synthesis Hardware Accelerators of Integer-pixel Motion Estimation of HEVC on SoC-FPGA Platform
FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm
Justifying the strong memory semantics of concurrent high-level programming languages for system programming
High-Level FPGA-Programmierung mit automatisch generierten Netzwerken von Automaten
High-Level Programming of FPGA-Accelerated Systems with Parallel Patterns
FPGA Design of Transposed Convolutions for Deep Learning Using High-Level Synthesis
FPGA-based Query Acceleration for Non-relational Databases
Adaptive lightweight compression acceleration on hybrid CPU-FPGA system
Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System
Evaluation of high-level query languages based on MapReduce in Big Data
Unternehmensprofil „High-Level mechatronics“
Objektorientierte High-Level Datenflussanalyse
High-Level Synthesis Hardware Accelerators of Integer-pixel Motion Estimation of HEVC on SoC-FPGA Platform
FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm
Justifying the strong memory semantics of concurrent high-level programming languages for system programming
High-Level FPGA-Programmierung mit automatisch generierten Netzwerken von Automaten
High-Level Programming of FPGA-Accelerated Systems with Parallel Patterns
FPGA Design of Transposed Convolutions for Deep Learning Using High-Level Synthesis
FPGA-based Query Acceleration for Non-relational Databases
Adaptive lightweight compression acceleration on hybrid CPU-FPGA system
Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System
Evaluation of high-level query languages based on MapReduce in Big Data
Unternehmensprofil „High-Level mechatronics“
Objektorientierte High-Level Datenflussanalyse
High-Level Synthesis Hardware Accelerators of Integer-pixel Motion Estimation of HEVC on SoC-FPGA Platform
FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm