- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Deutsch
- Anmerkungen
-
Hannover, Gottfried Wilhelm Leibniz Universität Hannover, Dissertation, 2019
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Network-on-Chip
Field programmable gate array
Emulator
Neutrophil Extracellular Trap
Standardzelle
Analyse
- Ereignis
-
Veröffentlichung
- (wo)
-
Hannover
- (wer)
-
Gottfried Wilhelm Leibniz Universität Hannover
- (wann)
-
2019
- Urheber
- DOI
-
10.15488/5150
- URN
-
urn:nbn:de:101:1-2019080802110772117140
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:27 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Neuenhahn, Martin Christian
- Gottfried Wilhelm Leibniz Universität Hannover
Entstanden
- 2019
Ähnliche Objekte (12)
Issues on efficient network on chip design : = Aspekte des effizienten Network-on-Chip-Entwurfs
Self-diagnosis in Network-on-Chips
Metasurface‐Programmable Wireless Network‐On‐Chip
On application-specific network-on-chip synthesis and on-chip trace and debug
Efficient connection allocator in network-on-chip
Efficient Connection Allocator in Network-on-Chip
Congestion aware low power on chip protocols with network on chip with cloud security
Advances in deflection routing based network on chips
Advances in Deflection Routing based Network on Chips
Automated Hardware Prototyping for 3D Network on Chips
On fault resilient network-on-chip for many core systems
On Fault Resilient Network-on-Chip for Many Core Systems
Issues on efficient network on chip design : = Aspekte des effizienten Network-on-Chip-Entwurfs
Self-diagnosis in Network-on-Chips
Metasurface‐Programmable Wireless Network‐On‐Chip
On application-specific network-on-chip synthesis and on-chip trace and debug
Efficient connection allocator in network-on-chip
Efficient Connection Allocator in Network-on-Chip
Congestion aware low power on chip protocols with network on chip with cloud security
Advances in deflection routing based network on chips
Advances in Deflection Routing based Network on Chips
Automated Hardware Prototyping for 3D Network on Chips
On fault resilient network-on-chip for many core systems
On Fault Resilient Network-on-Chip for Many Core Systems
Issues on efficient network on chip design : = Aspekte des effizienten Network-on-Chip-Entwurfs
Self-diagnosis in Network-on-Chips
Metasurface‐Programmable Wireless Network‐On‐Chip
On application-specific network-on-chip synthesis and on-chip trace and debug
Efficient connection allocator in network-on-chip
Efficient Connection Allocator in Network-on-Chip
Congestion aware low power on chip protocols with network on chip with cloud security
Advances in deflection routing based network on chips
Advances in Deflection Routing based Network on Chips
Automated Hardware Prototyping for 3D Network on Chips
On fault resilient network-on-chip for many core systems