- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
A VLSI design concept for parallel iterative algorithms ; volume:7 ; year:2009 ; pages:95-100
Advances in radio science ; 7 (2009), 95-100
- Creator
-
Sun, C. C.
Götze, J.
- DOI
-
10.5194/ars-7-95-2009
- URN
-
urn:nbn:de:101:1-2018010216750
- Rights
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:25 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Sun, C. C.
- Götze, J.
Other Objects (12)
VLSI design concepts for iterative algorithms
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Fixpoint transformations and parallel asynchronous iterative algorithms
Parallel VLSI neural system design
Optimized, highly parallel architectures for iterative decoding algorithms : = Optimierte hochparallele Architekturen für iterative Decodierverfahren
On the design of analog VLSI iterative decoders
VLSI: algorithms and architectures : proceedings of the International Workshop on Parallel Computing and VLSI, Amalfi, Italy, May 23 - 25, 1984
Some results on parallel iterative algorithms for strictly pseudocontractive mappings
A unified analysis framework for iterative parallel-in-time algorithms
Sample rate conversion : algorithms and VLSI implementation
Algorithms for Circuit Sizing in VLSI Design
Hierarchical Model Partitioning for Parallel VLSI-Simulation Using Evolutionary Algorithms improved bei superpositions of partitions
VLSI design concepts for iterative algorithms
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Fixpoint transformations and parallel asynchronous iterative algorithms
Parallel VLSI neural system design
Optimized, highly parallel architectures for iterative decoding algorithms : = Optimierte hochparallele Architekturen für iterative Decodierverfahren
On the design of analog VLSI iterative decoders
VLSI: algorithms and architectures : proceedings of the International Workshop on Parallel Computing and VLSI, Amalfi, Italy, May 23 - 25, 1984
Some results on parallel iterative algorithms for strictly pseudocontractive mappings
A unified analysis framework for iterative parallel-in-time algorithms
Sample rate conversion : algorithms and VLSI implementation
Algorithms for Circuit Sizing in VLSI Design
Hierarchical Model Partitioning for Parallel VLSI-Simulation Using Evolutionary Algorithms improved bei superpositions of partitions
VLSI design concepts for iterative algorithms
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Fixpoint transformations and parallel asynchronous iterative algorithms
Parallel VLSI neural system design
Optimized, highly parallel architectures for iterative decoding algorithms : = Optimierte hochparallele Architekturen für iterative Decodierverfahren
On the design of analog VLSI iterative decoders
VLSI: algorithms and architectures : proceedings of the International Workshop on Parallel Computing and VLSI, Amalfi, Italy, May 23 - 25, 1984
Some results on parallel iterative algorithms for strictly pseudocontractive mappings
A unified analysis framework for iterative parallel-in-time algorithms
Sample rate conversion : algorithms and VLSI implementation
Algorithms for Circuit Sizing in VLSI Design