- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
A VLSI design concept for parallel iterative algorithms ; volume:7 ; year:2009 ; pages:95-100
Advances in radio science ; 7 (2009), 95-100
- Urheber
-
Sun, C. C.
Götze, J.
- DOI
-
10.5194/ars-7-95-2009
- URN
-
urn:nbn:de:101:1-2018010216750
- Rechteinformation
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:25 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Sun, C. C.
- Götze, J.
Ähnliche Objekte (12)
VLSI design concepts for iterative algorithms
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Fixpoint transformations and parallel asynchronous iterative algorithms
Parallel VLSI neural system design
Optimized, highly parallel architectures for iterative decoding algorithms : = Optimierte hochparallele Architekturen für iterative Decodierverfahren
Some results on parallel iterative algorithms for strictly pseudocontractive mappings
A unified analysis framework for iterative parallel-in-time algorithms
On the design of analog VLSI iterative decoders
VLSI: algorithms and architectures : proceedings of the International Workshop on Parallel Computing and VLSI, Amalfi, Italy, May 23 - 25, 1984
Sample rate conversion : algorithms and VLSI implementation
Algorithms for Circuit Sizing in VLSI Design
Hierarchical Model Partitioning for Parallel VLSI-Simulation Using Evolutionary Algorithms improved bei superpositions of partitions
VLSI design concepts for iterative algorithms
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Fixpoint transformations and parallel asynchronous iterative algorithms
Parallel VLSI neural system design
Optimized, highly parallel architectures for iterative decoding algorithms : = Optimierte hochparallele Architekturen für iterative Decodierverfahren
Some results on parallel iterative algorithms for strictly pseudocontractive mappings
A unified analysis framework for iterative parallel-in-time algorithms
On the design of analog VLSI iterative decoders
VLSI: algorithms and architectures : proceedings of the International Workshop on Parallel Computing and VLSI, Amalfi, Italy, May 23 - 25, 1984
Sample rate conversion : algorithms and VLSI implementation
Algorithms for Circuit Sizing in VLSI Design
Hierarchical Model Partitioning for Parallel VLSI-Simulation Using Evolutionary Algorithms improved bei superpositions of partitions
VLSI design concepts for iterative algorithms
Iterative MIMO decoding : algorithms and VLSI implementation aspects
Fixpoint transformations and parallel asynchronous iterative algorithms
Parallel VLSI neural system design
Optimized, highly parallel architectures for iterative decoding algorithms : = Optimierte hochparallele Architekturen für iterative Decodierverfahren
Some results on parallel iterative algorithms for strictly pseudocontractive mappings
A unified analysis framework for iterative parallel-in-time algorithms
On the design of analog VLSI iterative decoders
VLSI: algorithms and architectures : proceedings of the International Workshop on Parallel Computing and VLSI, Amalfi, Italy, May 23 - 25, 1984
Sample rate conversion : algorithms and VLSI implementation
Algorithms for Circuit Sizing in VLSI Design