Constrained Proofs : A Logic for Dealing with Behavioural Constraints in Formal Hardware Verification
- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Bibliographic citation
-
In: Ursprünglich in: Designing Correct Circuits : Workshop jointly organised by the Universities of Oxford and Glasgow, 26-28 September 1990, Oxford / edited by Geraint Jones, Mary Sheeran. - London, 1991. - (Workshops in Computing), Seite 1-28
- Event
-
Veröffentlichung
- (where)
-
Bamberg
- (who)
-
Otto-Friedrich-Universität Bamberg
- (when)
-
2018
- Creator
-
Mendler, Michael
- DOI
-
10.20378/irbo-52666
- URN
-
urn:nbn:de:bvb:473-opus4-526664
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
25.03.2025, 1:43 PM CET
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Mendler, Michael
- Otto-Friedrich-Universität Bamberg
Time of origin
- 2018
Other Objects (12)
Local verification of global proofs
Formal verification of cryptographic security proofs
Mechanism design with financially constrained agents and costly verification
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
System Verification Via Generic Games : Behavioural Equivalence and Model Checking Games
Reusing Proofs
Proofs and Provability
Generating Multilingual Proofs
Proofs and "Puzzles"
Local verification of global proofs
Formal verification of cryptographic security proofs
Mechanism design with financially constrained agents and costly verification
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
System Verification Via Generic Games : Behavioural Equivalence and Model Checking Games
Reusing Proofs
Proofs and Provability
Generating Multilingual Proofs
Proofs and "Puzzles"
Local verification of global proofs
Formal verification of cryptographic security proofs
Mechanism design with financially constrained agents and costly verification
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms
Time constrained verification of analog circuits using model-checking algorithms
A modal logic for handling behavioural constraints in formal hardware verification
A Modal Logic for Handling Behavioural Constraints in Formal Hardware Verification
System Verification Via Generic Games : Behavioural Equivalence and Model Checking Games
Reusing Proofs
Proofs and Provability
Generating Multilingual Proofs