Software-based Memory-Consistency Mechanisms for Non-Coherent Many-Core Systems
- Weitere Titel
-
Softwarebasierte Speicherkonsistenzmechanismen für Nichtkohärente Many-Core Systeme
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Erlangen, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), Dissertation, 2024
- Schlagwort
-
Mehrkernprozessor
Leistungsbewertung
Computerarchitektur
Parallelverarbeitung
Gemeinsamer Speicher
Eingebettetes System
- Ereignis
-
Veröffentlichung
- (wo)
-
Erlangen
- (wer)
-
Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
- (wann)
-
2024
- Urheber
- Beteiligte Personen und Organisationen
-
Schröder-Preikschat, Wolfgang
Nolte, Jörg
- DOI
-
10.25593/open-fau-640
- URN
-
urn:nbn:de:101:1-2405240503248.005805033787
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:54 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Langer, Tobias
- Schröder-Preikschat, Wolfgang
- Nolte, Jörg
- Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
Entstanden
- 2024
Ähnliche Objekte (12)
One-sided communication on a non-cache-coherent many-core architecture
PGAS for (In)coherent Manycore Systems
Near-Memory Acceleration of Inter-Process Communication on Tile-Based Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable frequent itemset mining on many-core processors
PIMP my many-core: pipeline-integrated message passing
Query processing on low-energy many-core processors
High Performance Python on Intel Many-Core Architecture
Hardware enhanced run-time management for many-core processors
One-sided communication on a non-cache-coherent many-core architecture
PGAS for (In)coherent Manycore Systems
Near-Memory Acceleration of Inter-Process Communication on Tile-Based Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable frequent itemset mining on many-core processors
PIMP my many-core: pipeline-integrated message passing
Query processing on low-energy many-core processors
High Performance Python on Intel Many-Core Architecture
Hardware enhanced run-time management for many-core processors
One-sided communication on a non-cache-coherent many-core architecture
PGAS for (In)coherent Manycore Systems
Near-Memory Acceleration of Inter-Process Communication on Tile-Based Many-Core Architectures
Communication infrastructure modeling of many-core architectures
Communication Infrastructure Modeling of Many-Core Architectures
Scalable Task Schedulers for Many-Core Architectures
Co-scheduling on Upcoming Many-Core Architectures
Scalable frequent itemset mining on many-core processors
PIMP my many-core: pipeline-integrated message passing
Query processing on low-energy many-core processors
High Performance Python on Intel Many-Core Architecture