- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- ISSN
-
1433-2787
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
online resource.
- Bibliographic citation
-
Multi-core symbolic bisimulation minimisation ; day:2 ; month:8 ; year:2017 ; pages:1-21
International journal on software tools for technology transfer ; (2.8.2017), 1-21
- Creator
-
Dijk, Tom van
- Contributor
-
Pol, Jaco Van De
SpringerLink (Online service)
- DOI
-
10.1007/s10009-017-0468-z
- URN
-
urn:nbn:de:1111-2017101812741
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:38 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Dijk, Tom van
- Pol, Jaco Van De
- SpringerLink (Online service)
Other Objects (12)
parMERASA Multi-core RTOS Kernel
Query processing on multi-core architectures
Algorithm libraries for multi-core processors
MCSTL: the multi-core standard template library
Network coding strategies for multi-core architectures
Scalable Consistency in the Multi-core Era
Sylvan: multi-core framework for decision diagrams
Network Coding Strategies for Multi-Core Architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Predictable and high performance multi-core architectures
Deployment designs for multi-core real-time systems
Thermal modeling and management of multi-core processors
parMERASA Multi-core RTOS Kernel
Query processing on multi-core architectures
Algorithm libraries for multi-core processors
MCSTL: the multi-core standard template library
Network coding strategies for multi-core architectures
Scalable Consistency in the Multi-core Era
Sylvan: multi-core framework for decision diagrams
Network Coding Strategies for Multi-Core Architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Predictable and high performance multi-core architectures
Deployment designs for multi-core real-time systems
Thermal modeling and management of multi-core processors
parMERASA Multi-core RTOS Kernel
Query processing on multi-core architectures
Algorithm libraries for multi-core processors
MCSTL: the multi-core standard template library
Network coding strategies for multi-core architectures
Scalable Consistency in the Multi-core Era
Sylvan: multi-core framework for decision diagrams
Network Coding Strategies for Multi-Core Architectures
SHAP — Scalable Multi-Core Java Bytecode Processor
Predictable and high performance multi-core architectures
Deployment designs for multi-core real-time systems