- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Deutsch
- Notes
-
Dresden, Technische Universität Dresden, Diss., 2015
- Classification
-
Informatik
- Keyword
-
Beobachtung
Cache-Speicher
Beobachtbarkeit
Makrozelle
Kontrollflussdiagramm
Emulation
Field programmable gate array
Scratchpad
- Event
-
Veröffentlichung
- (where)
-
Dresden
- (who)
-
Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden
- (when)
-
2015
- Event
-
Veröffentlichung
- (where)
-
Dresden
- (who)
-
Technische Universität Dresden
- (when)
-
2015
- Creator
- Contributor
-
Hochberger, Christian
Herkersdorf, Andreas
- URN
-
urn:nbn:de:bsz:14-qucosa-184227
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
14.08.2025, 10:48 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
- Weiss, Alexander Peter
- Hochberger, Christian
- Herkersdorf, Andreas
- Saechsische Landesbibliothek- Staats- und Universitaetsbibliothek Dresden
- Technische Universität Dresden
Time of origin
- 2015
Other Objects (12)
A compiler infrastructure for embedded multicore SoCs
Area and power efficient SoCs for 5G applications
Optimization of SDR Applications on Heterogeneous Systems-on-Chip (SoCs): A High-Level Simulation Framework for Evaluating SDR on Heterogeneous SoCs
NoCs in heterogeneous 3D SoCs : co-design of routing strategies and microarchitectures
Advanced Camera Support on Allwinner SoCs with Mainline Linux
Automatically Parallelizing Embedded Legacy Software on Soft-Core SoCs
Overview of Secure Boot state in the ARM-based SoCs
Automating Programming and Development of Heterogeneous SoCs with LLVM Tools
CPU
CPU
SystemC based Behavioral Modeling and Virtual Prototyping of RF SoCs
MD CPU
A compiler infrastructure for embedded multicore SoCs
Area and power efficient SoCs for 5G applications
Optimization of SDR Applications on Heterogeneous Systems-on-Chip (SoCs): A High-Level Simulation Framework for Evaluating SDR on Heterogeneous SoCs
NoCs in heterogeneous 3D SoCs : co-design of routing strategies and microarchitectures
Advanced Camera Support on Allwinner SoCs with Mainline Linux
Automatically Parallelizing Embedded Legacy Software on Soft-Core SoCs
Overview of Secure Boot state in the ARM-based SoCs
Automating Programming and Development of Heterogeneous SoCs with LLVM Tools
CPU
CPU
SystemC based Behavioral Modeling and Virtual Prototyping of RF SoCs
MD CPU
A compiler infrastructure for embedded multicore SoCs
Area and power efficient SoCs for 5G applications
Optimization of SDR Applications on Heterogeneous Systems-on-Chip (SoCs): A High-Level Simulation Framework for Evaluating SDR on Heterogeneous SoCs
NoCs in heterogeneous 3D SoCs : co-design of routing strategies and microarchitectures
Advanced Camera Support on Allwinner SoCs with Mainline Linux
Automatically Parallelizing Embedded Legacy Software on Soft-Core SoCs
Overview of Secure Boot state in the ARM-based SoCs
Automating Programming and Development of Heterogeneous SoCs with LLVM Tools
CPU
CPU
SystemC based Behavioral Modeling and Virtual Prototyping of RF SoCs