- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource, 1 online resource.
- Language
-
Englisch
- Bibliographic citation
-
An Automated Design Flow for Adaptive Neural Network Hardware Accelerators ; day:26 ; month:4 ; year:2023 ; pages:1-23
Journal of signal processing systems ; (26.4.2023), 1-23
- Creator
-
Ratto, Francesco
Máinez, Ángela Porras
Sau, Carlo
Meloni, Paolo
Deriu, Gianfranco
Delucchi, Stefano
Massa, Massimo
Raffo, Luigi
Palumbo, Francesca
- Contributor
-
SpringerLink (Online service)
- DOI
-
10.1007/s11265-023-01855-x
- URN
-
urn:nbn:de:101:1-2023090410110435308946
- Rights
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
14.08.2025, 10:54 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Ratto, Francesco
- Máinez, Ángela Porras
- Sau, Carlo
- Meloni, Paolo
- Deriu, Gianfranco
- Delucchi, Stefano
- Massa, Massimo
- Raffo, Luigi
- Palumbo, Francesca
- SpringerLink (Online service)
Other Objects (12)
Deployment of Deep Neural Networks on Dedicated Hardware Accelerators
Hardware Accelerators for Elliptic Curve Cryptography
Automated Design of Approximate Accelerators
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
Hardware‐Friendly Stochastic and Adaptive Learning in Memristor Convolutional Neural Networks
PIConGPU: predictive simulations of laser-particle accelerators with manycore hardware
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Automated generation of masked hardware
Deployment of Deep Neural Networks on Dedicated Hardware Accelerators
Hardware Accelerators for Elliptic Curve Cryptography
Automated Design of Approximate Accelerators
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
Hardware‐Friendly Stochastic and Adaptive Learning in Memristor Convolutional Neural Networks
PIConGPU: predictive simulations of laser-particle accelerators with manycore hardware
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators
Automated generation of masked hardware
Deployment of Deep Neural Networks on Dedicated Hardware Accelerators
Hardware Accelerators for Elliptic Curve Cryptography
Automated Design of Approximate Accelerators
Trace-based performance analysis for hardware accelerators
Trace-based Performance Analysis for Hardware Accelerators
Rapid Prototyping for Hardware Accelerators in the Medical Imaging Domain
Hardware‐Friendly Stochastic and Adaptive Learning in Memristor Convolutional Neural Networks
PIConGPU: predictive simulations of laser-particle accelerators with manycore hardware
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators