Using Palladio network links to model multicore architecture memory hierarchies
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Ereignis
-
Veröffentlichung
- (wo)
-
Stuttgart
- (wer)
-
Universitätsbibliothek der Universität Stuttgart
- (wann)
-
2019
- Urheber
-
Gruber, Philipp
- DOI
-
10.18419/opus-10676
- URN
-
urn:nbn:de:bsz:93-opus-ds-106933
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:52 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Gruber, Philipp
- Universitätsbibliothek der Universität Stuttgart
Entstanden
- 2019
Ähnliche Objekte (12)
Connecting Palladio with multicore CPU simulators
Algorithms for memory hierarchies : advanced lectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Exploiting multi-core systems for parallel network simulation
Reconstructing Bounding Volume Hierarchies from Memory Traces of Ray Tracers
Energy conservation in memory hierarchies using Power-Aware Cached-DRAM
BriskStream: Scaling Data Stream Processing on Shared-Memory Multicore Architectures
Some experiments on tiling loop programs for shared memory multicore architectures
Abstractions for performance programming on multi-core architectures with hierarchial memory
Abstractions for Performance Programming on Multi-Core Architectures with Hierarchical Memory
Vorgehensweise für die Multicore-Softwareentwicklung : [MWARE, multicore software]
Connecting Palladio with multicore CPU simulators
Algorithms for memory hierarchies : advanced lectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Exploiting multi-core systems for parallel network simulation
Reconstructing Bounding Volume Hierarchies from Memory Traces of Ray Tracers
Energy conservation in memory hierarchies using Power-Aware Cached-DRAM
BriskStream: Scaling Data Stream Processing on Shared-Memory Multicore Architectures
Some experiments on tiling loop programs for shared memory multicore architectures
Abstractions for performance programming on multi-core architectures with hierarchial memory
Abstractions for Performance Programming on Multi-Core Architectures with Hierarchical Memory
Vorgehensweise für die Multicore-Softwareentwicklung : [MWARE, multicore software]
Connecting Palladio with multicore CPU simulators
Algorithms for memory hierarchies : advanced lectures
Network Coding Strategies for Multi-Core Architectures
Network coding strategies for multi-core architectures
Exploiting multi-core systems for parallel network simulation
Reconstructing Bounding Volume Hierarchies from Memory Traces of Ray Tracers
Energy conservation in memory hierarchies using Power-Aware Cached-DRAM
BriskStream: Scaling Data Stream Processing on Shared-Memory Multicore Architectures
Some experiments on tiling loop programs for shared memory multicore architectures
Abstractions for performance programming on multi-core architectures with hierarchial memory
Abstractions for Performance Programming on Multi-Core Architectures with Hierarchical Memory