Hochschulschrift
Optimal Design of Fixed-Point and Floating-Point Arithmetic Units for Scientific Applications
- Weitere Titel
-
Optimaler Entwurf von den arithmetischen Einheiten mit Festkommazahl und Gleitkommazahl fuer die wissenschaftliche Anwendung
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Darmstadt, Technische Universität Darmstadt, Dissertation, 2012
- Ereignis
-
Veröffentlichung
- (wo)
-
Darmstadt
- (wer)
-
Universitäts- und Landesbibliothek Darmstadt
- (wann)
-
2012
- Urheber
- Beteiligte Personen und Organisationen
-
Glesner, Manfred
Hübner, Michael
Binder, Andreas
Klingbeil, Harald
Eveking, Hans
- URN
-
urn:nbn:de:tuda-tuprints-30910
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:49 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Surapong Pongyupinpanich
- Glesner, Manfred
- Hübner, Michael
- Binder, Andreas
- Klingbeil, Harald
- Eveking, Hans
- Universitäts- und Landesbibliothek Darmstadt
Entstanden
- 2012
Ähnliche Objekte (12)
Optimal design of fixed-point and floating-point arithmetic units for scientific applications
A Compiler for Sound Floating-Point using Affine Arithmetic
A floating-point to fixed-point design flow for high performance digital signal processors
Fixed point theory
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs
On the design of IEEE compliant floating point units and their quantitative analysis
On the design of IEEE compliant floating-point units and their quantitative analysis
Chaotic fixed point iterations
Fixed Point Computing Methods
A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a Virtex-5 FPGA
Segment LLL-reduction with floating point orthogonalization
High precision floating point numbers in LEDA
Optimal design of fixed-point and floating-point arithmetic units for scientific applications
A Compiler for Sound Floating-Point using Affine Arithmetic
A floating-point to fixed-point design flow for high performance digital signal processors
Fixed point theory
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs
On the design of IEEE compliant floating point units and their quantitative analysis
On the design of IEEE compliant floating-point units and their quantitative analysis
Chaotic fixed point iterations
Fixed Point Computing Methods
A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a Virtex-5 FPGA
Segment LLL-reduction with floating point orthogonalization
High precision floating point numbers in LEDA
Optimal design of fixed-point and floating-point arithmetic units for scientific applications
A Compiler for Sound Floating-Point using Affine Arithmetic
A floating-point to fixed-point design flow for high performance digital signal processors
Fixed point theory
Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs
On the design of IEEE compliant floating point units and their quantitative analysis
On the design of IEEE compliant floating-point units and their quantitative analysis
Chaotic fixed point iterations
Fixed Point Computing Methods
A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a Virtex-5 FPGA
Segment LLL-reduction with floating point orthogonalization