- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Dimensions
-
24 cm
- Extent
-
XIV, 348 S.
- Language
-
Englisch
- Notes
-
graph. Darst.
Saarbrücken, Univ., Diss., 2001
- Keyword
-
Mikroprozessor
Pipeline-Verarbeitung
Korrektheit
Hardwareverifikation
Formale Methode
Mikroprozessor ; Pipeline-Verarbeitung ; Korrektheit ; Hardwareverifikation ; Formale Methode
- Creator
- Table of contents
- Rights
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Last update
- 11.06.2025, 1:42 PM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Object type
- Hochschulschrift
Associated
Other Objects (12)
Formal verification of recursive predicates
Polynomial formal verification of approximate functions
Formal verification of structurally complex multipliers
Formal Verification of Concurrent Embedded Software
Formal verification of cryptographic security proofs
Formal verification of the pastry protocol
Formal Verification of Concurrent Embedded Software
Formal verification of pipelined microprocessors
Formal verification in automated manufacturing
Advanced automation in formal verification of processors
Verification of Security Properties Using Formal Techniques
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of recursive predicates
Polynomial formal verification of approximate functions
Formal verification of structurally complex multipliers
Formal Verification of Concurrent Embedded Software
Formal verification of cryptographic security proofs
Formal verification of the pastry protocol
Formal Verification of Concurrent Embedded Software
Formal verification of pipelined microprocessors
Formal verification in automated manufacturing
Advanced automation in formal verification of processors
Verification of Security Properties Using Formal Techniques
Highly Automated Formal Verification of Arithmetic Circuits
Formal verification of recursive predicates
Polynomial formal verification of approximate functions
Formal verification of structurally complex multipliers
Formal Verification of Concurrent Embedded Software
Formal verification of cryptographic security proofs
Formal verification of the pastry protocol
Formal Verification of Concurrent Embedded Software
Formal verification of pipelined microprocessors
Formal verification in automated manufacturing
Advanced automation in formal verification of processors
Verification of Security Properties Using Formal Techniques