Monografie
Design concepts for a virtualizable embedded MPSoC architecture : enabling virtualization in embedded multi-processor systems
- Sprache
-
Englisch
- Umfang
-
XV, 208 S.
- Anmerkungen
-
Zugl.: Darmstadt, Techn. Univ., Diss., 2014
- ISBN
-
978-3-658-08046-4
- Identifier
-
105961698X
Thema
Eingebettetes System ; Mehrprozessorsystem ; System-on-Chip ; Virtualisierung ; Task ; Rekonfiguration ; Fehlertoleranz ; Energieeffizienz ; Parallelisierung ; Hochschulschrift
Beteiligte Personen und Organisationen
Biedermann, Alexander
- Inhaltsverzeichnis
- Rechteinformation
-
Der Zugriff auf Teile des Objekts ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.04.2024, 08:49 MESZ
Objekttyp
- Monografie
Beteiligte
- Biedermann, Alexander
Ähnliche Objekte (12)
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Dynamically reconfigurable dataflow architecture for high performance digital signal processing on multi FPGA platforms
Performance of time-critical embedded systems under the influence of errors and error handling protocols
A formal fault model for component based models of embedded systems
Architecture of computing systems : 25th international Conference ; proceedings
Architecture of computing systems : 23rd international conference ; proceedings
Retargetable processor system integration into multi-processor system on chip platforms
Developing a design flow for embedded systems
Computer systems: architectures, modeling, and simulation : proceedings
Architecture of computing systems : 26th international conference ; proceedings
Heterogeneity in distributed embedded systems : from programming paradigms to testing
Shared virtual memory for heterogeneous embedded systems on chips
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Dynamically reconfigurable dataflow architecture for high performance digital signal processing on multi FPGA platforms
Performance of time-critical embedded systems under the influence of errors and error handling protocols
A formal fault model for component based models of embedded systems
Architecture of computing systems : 25th international Conference ; proceedings
Architecture of computing systems : 23rd international conference ; proceedings
Retargetable processor system integration into multi-processor system on chip platforms
Developing a design flow for embedded systems
Computer systems: architectures, modeling, and simulation : proceedings
Architecture of computing systems : 26th international conference ; proceedings
Heterogeneity in distributed embedded systems : from programming paradigms to testing
Shared virtual memory for heterogeneous embedded systems on chips
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Dynamically reconfigurable dataflow architecture for high performance digital signal processing on multi FPGA platforms
Performance of time-critical embedded systems under the influence of errors and error handling protocols
A formal fault model for component based models of embedded systems
Architecture of computing systems : 25th international Conference ; proceedings
Architecture of computing systems : 23rd international conference ; proceedings
Retargetable processor system integration into multi-processor system on chip platforms
Developing a design flow for embedded systems
Computer systems: architectures, modeling, and simulation : proceedings
Architecture of computing systems : 26th international conference ; proceedings
Heterogeneity in distributed embedded systems : from programming paradigms to testing