zweidimensionales bewegtes Bild
A Two-Phase Approach for Conditional Floating-Point Verification
- Standort
-
Hannover TIB
- Umfang
-
138MB, 00:14:53:00 (unknown)
- Sprache
-
Englisch
- Anmerkungen
-
Audiovisuelles Material
- Erschienen in
-
27th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, TACAS 2021 ; (Jan. 2021)
- Ereignis
-
Veröffentlichung
- (wer)
-
European Joint Conferences on Theory and Practice of Software - ETAPS - e. V.
- (wann)
-
2021-01-01
- Beteiligte Personen und Organisationen
-
Lohar, Debasmita
Jeanoudoux, Clothilde
Darulova, Eva
Sobel, Joshua
Christakis, Maria
- DOI
-
10.5446/54992
- Letzte Aktualisierung
-
04.12.2024, 08:09 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Technische Informationsbibliothek (TIB). Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Technische Informationsbibliothek (TIB). Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- zweidimensionales bewegtes Bild
Beteiligte
- Lohar, Debasmita
- Jeanoudoux, Clothilde
- Darulova, Eva
- Sobel, Joshua
- Christakis, Maria
- European Joint Conferences on Theory and Practice of Software - ETAPS - e. V.
Entstanden
- 2021-01-01
Ähnliche Objekte (12)
Deductive Verification of Floating-Point Java Programs in KeY
Formal verification of a fully IEEE compliant floating point unit
Formal verification of a fully IEEE compliant floating point unit
Segment LLL-reduction with floating point orthogonalization
High precision floating point numbers in LEDA
Verified compilation and optimization of floating-point kernels
Floating-point architectures for energy-efficient transprecision computing
A Compiler for Sound Floating-Point using Affine Arithmetic
A class of arbitrarily ill-conditioned floating-point matrices
Optimal Design of Fixed-Point and Floating-Point Arithmetic Units for Scientific Applications
Optimal design of fixed-point and floating-point arithmetic units for scientific applications
A floating-point to fixed-point design flow for high performance digital signal processors
Deductive Verification of Floating-Point Java Programs in KeY
Formal verification of a fully IEEE compliant floating point unit
Formal verification of a fully IEEE compliant floating point unit
Segment LLL-reduction with floating point orthogonalization
High precision floating point numbers in LEDA
Verified compilation and optimization of floating-point kernels
Floating-point architectures for energy-efficient transprecision computing
A Compiler for Sound Floating-Point using Affine Arithmetic
A class of arbitrarily ill-conditioned floating-point matrices
Optimal Design of Fixed-Point and Floating-Point Arithmetic Units for Scientific Applications
Optimal design of fixed-point and floating-point arithmetic units for scientific applications
A floating-point to fixed-point design flow for high performance digital signal processors
Deductive Verification of Floating-Point Java Programs in KeY
Formal verification of a fully IEEE compliant floating point unit
Formal verification of a fully IEEE compliant floating point unit
Segment LLL-reduction with floating point orthogonalization
High precision floating point numbers in LEDA
Verified compilation and optimization of floating-point kernels
Floating-point architectures for energy-efficient transprecision computing
A Compiler for Sound Floating-Point using Affine Arithmetic
A class of arbitrarily ill-conditioned floating-point matrices
Optimal Design of Fixed-Point and Floating-Point Arithmetic Units for Scientific Applications
Optimal design of fixed-point and floating-point arithmetic units for scientific applications