Hardening Digital Circuits against Invasive Attacks with On-Chip Delay Measurements
- Weitere Titel
-
Härtung digitaler Schaltungen gegen invasive Angriffe mittels chipinterner Laufzeitmessungen
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
München, Technische Universität München, Dissertation, 2020
- Klassifikation
-
Elektrotechnik, Elektronik
- Schlagwort
-
Digital electronics
El Salvador
Barcelona
- Ereignis
-
Veröffentlichung
- (wo)
-
München
- (wer)
-
Universitätsbibliothek der TU München
- (wann)
-
2020
- Urheber
-
Weiner, Michael
- Beteiligte Personen und Organisationen
-
Sigl, Georg
Manich Bou, Salvador
Sigl, Georg
- URN
-
urn:nbn:de:bvb:91-diss-20201204-1547380-1-7
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:43 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Weiner, Michael
- Sigl, Georg
- Manich Bou, Salvador
- Universitätsbibliothek der TU München
Entstanden
- 2020
Ähnliche Objekte (12)
Submillimeter-wave monolithic integrated circuits with metastructure-based on-chip antennas
On-chip ESD protection in integrated circuits : device physics, modeling, circuit simulation
Microfluidic chemical integrated circuits based on stimuli-responsive hydrogels for on-chip flow control
Analysis of On-Chip Inductors and Arithmetic Circuits in the Context of High Performance Computing
Fully integrated BiCMOS high-voltage driver circuits for on-chip RF-MEMS switch matrices
Laser-based attacks on secure integrated circuits : extracting and protecting sensitive information
Flame Hardening
Differential power-analysis attacks : a practical example for hardware countermeasures protecting cryptographic circuits
USB borne attacks and usable defense mechanisms: Hardening built into the operating system without compromising on usability
Accurate power estimation of deep-submicron VLSI circuits considering delay effects and glitches
Nonblocking On-Chip Interconnection Networks
The history of hardening
Submillimeter-wave monolithic integrated circuits with metastructure-based on-chip antennas
On-chip ESD protection in integrated circuits : device physics, modeling, circuit simulation
Microfluidic chemical integrated circuits based on stimuli-responsive hydrogels for on-chip flow control
Analysis of On-Chip Inductors and Arithmetic Circuits in the Context of High Performance Computing
Fully integrated BiCMOS high-voltage driver circuits for on-chip RF-MEMS switch matrices
Laser-based attacks on secure integrated circuits : extracting and protecting sensitive information
Flame Hardening
Differential power-analysis attacks : a practical example for hardware countermeasures protecting cryptographic circuits
USB borne attacks and usable defense mechanisms: Hardening built into the operating system without compromising on usability
Accurate power estimation of deep-submicron VLSI circuits considering delay effects and glitches
Nonblocking On-Chip Interconnection Networks
The history of hardening
Submillimeter-wave monolithic integrated circuits with metastructure-based on-chip antennas
On-chip ESD protection in integrated circuits : device physics, modeling, circuit simulation
Microfluidic chemical integrated circuits based on stimuli-responsive hydrogels for on-chip flow control
Analysis of On-Chip Inductors and Arithmetic Circuits in the Context of High Performance Computing
Fully integrated BiCMOS high-voltage driver circuits for on-chip RF-MEMS switch matrices
Laser-based attacks on secure integrated circuits : extracting and protecting sensitive information
Flame Hardening
Differential power-analysis attacks : a practical example for hardware countermeasures protecting cryptographic circuits
USB borne attacks and usable defense mechanisms: Hardening built into the operating system without compromising on usability
Accurate power estimation of deep-submicron VLSI circuits considering delay effects and glitches
Nonblocking On-Chip Interconnection Networks