- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
Online-Ressource
- Language
-
Englisch
- Notes
-
Karlsruhe, Karlsruher Institut für Technologie (KIT), Dissertation, 2023
- Classification
-
Elektrotechnik, Elektronik
- Keyword
-
Testen
CMOS
- Event
-
Veröffentlichung
- (where)
-
Karlsruhe
- (who)
-
KIT-Bibliothek
- (when)
-
2023
- Creator
- Contributor
-
Tahoori, Mehdi Baradaran
Anghel, Lorena
- DOI
-
10.5445/IR/1000163562
- URN
-
urn:nbn:de:101:1-2023110803585203862415
- Rights
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
14.08.2025, 10:58 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Münch, Christopher
- Tahoori, Mehdi Baradaran
- Anghel, Lorena
- KIT-Bibliothek
Time of origin
- 2023
Other Objects (12)
Memristive Devices for Time Domain Compute-in-Memory
Memory architectures for ASIPs
A compute-in-memory chip based on resistive random-access memory
Ferroelectric compute-in-memory annealer for combinatorial optimization problems
Spintronic virtual neural network by a voltage controlled ferromagnet for associative memory
Superconducting spintronic heat engine
Multifunctional In‐Memory Analog‐to‐Digital Converter for Next‐Gen Compute‐in‐Memory Systems
Memory Models for Incremental Learning Architectures
Development and application of ab initio electron dynamics on traditional and quantum compute architectures
High On/Off Ratio Spintronic Multi‐Level Memory Unit for Deep Neural Network
Voltage‐Summation‐Based Compute‐in‐Memory Technology with Capacitive Synaptic Devices
A 2TnC ferroelectric memory gain cell suitable for compute-in-memory and neuromorphic application
Memristive Devices for Time Domain Compute-in-Memory
Memory architectures for ASIPs
A compute-in-memory chip based on resistive random-access memory
Ferroelectric compute-in-memory annealer for combinatorial optimization problems
Spintronic virtual neural network by a voltage controlled ferromagnet for associative memory
Superconducting spintronic heat engine
Multifunctional In‐Memory Analog‐to‐Digital Converter for Next‐Gen Compute‐in‐Memory Systems
Memory Models for Incremental Learning Architectures
Development and application of ab initio electron dynamics on traditional and quantum compute architectures
High On/Off Ratio Spintronic Multi‐Level Memory Unit for Deep Neural Network
Voltage‐Summation‐Based Compute‐in‐Memory Technology with Capacitive Synaptic Devices
A 2TnC ferroelectric memory gain cell suitable for compute-in-memory and neuromorphic application
Memristive Devices for Time Domain Compute-in-Memory
Memory architectures for ASIPs
A compute-in-memory chip based on resistive random-access memory
Ferroelectric compute-in-memory annealer for combinatorial optimization problems
Spintronic virtual neural network by a voltage controlled ferromagnet for associative memory
Superconducting spintronic heat engine
Multifunctional In‐Memory Analog‐to‐Digital Converter for Next‐Gen Compute‐in‐Memory Systems
Memory Models for Incremental Learning Architectures
Development and application of ab initio electron dynamics on traditional and quantum compute architectures
High On/Off Ratio Spintronic Multi‐Level Memory Unit for Deep Neural Network
Voltage‐Summation‐Based Compute‐in‐Memory Technology with Capacitive Synaptic Devices