Pre-routed FPGA cores for rapid system construction in a dynamic reconfigurable system
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Klassifikation
-
Informatik
- Ereignis
-
Veröffentlichung
- (wo)
-
[Wadern]
- (wer)
-
[Internat. Begegnungs- und Forschungszentrum für Informatik]
- (wann)
-
[2006]
- Beteiligte Personen und Organisationen
-
Oliver, Timothy F.
Maskell, Douglas
- URN
-
urn:nbn:de:0030-drops-7410
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:41 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Oliver, Timothy F.
- Maskell, Douglas
- [Internat. Begegnungs- und Forschungszentrum für Informatik]
Entstanden
- [2006]
Ähnliche Objekte (12)
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable on-board computing systems for space applications
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
A timing driven RTL based design flow for multi-FPGA rapid prototyping systems
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Methods to exploit reconfigurable fabrics : making reconfigurable system mature
Run-time reconfigurable RTOS for reconfigurable systems on chip
Methods to exploit reconfigurable fabrics : making reconfigurable systems mature
Run-time reconfigurable RTOS for reconfigurable systems on chip
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable on-board computing systems for space applications
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
A timing driven RTL based design flow for multi-FPGA rapid prototyping systems
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Methods to exploit reconfigurable fabrics : making reconfigurable system mature
Run-time reconfigurable RTOS for reconfigurable systems on chip
Methods to exploit reconfigurable fabrics : making reconfigurable systems mature
Run-time reconfigurable RTOS for reconfigurable systems on chip
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable on-board computing systems for space applications
Run-time reconfigurable, fault-tolerant FPGA systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
Multicore reconfiguration platform - a research and evaluation FPGA framework for runtime reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
A timing driven RTL based design flow for multi-FPGA rapid prototyping systems
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Methods to exploit reconfigurable fabrics : making reconfigurable system mature
Run-time reconfigurable RTOS for reconfigurable systems on chip
Methods to exploit reconfigurable fabrics : making reconfigurable systems mature