Hochschulschrift
The Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
- Weitere Titel
-
Die Erlangen Slot Machine - Eine partiell rekonfigurierbare FPGA-basierte Computerarchitektur
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
Erlangen, Universität Erlangen-Nürnberg, Diss., 2011
- Klassifikation
-
Informatik
- Schlagwort
-
Field programmable gate array ; Rekonfiguration ; Computerarchitektur ; Update ; Laufzeit
- Ereignis
-
Veröffentlichung
- (wo)
-
Erlangen
- (wer)
-
Universitätsbibliothek der Universität Erlangen-Nürnberg
- (wann)
-
2011
- Urheber
-
Majer, Mateusz
- Beteiligte Personen und Organisationen
-
Teich, Jürgen
- URN
-
urn:nbn:de:bvb:29-opus-23191
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
13.04.2025, 11:04 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Majer, Mateusz
- Teich, Jürgen
- Universitätsbibliothek der Universität Erlangen-Nürnberg
Entstanden
- 2011
Ähnliche Objekte (12)
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
FPGA-based reconfigurable on-board computing systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
An FPGA-based 3D backprojector
FPGA-Based System Virtual Machines
FPGA-based evaluation of cryptographic algorithms
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
Automated debugging methodology for FPGA-based systems
Automated Debugging Methodology for FPGA-based Systems
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
FPGA-based reconfigurable on-board computing systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
An FPGA-based 3D backprojector
FPGA-Based System Virtual Machines
FPGA-based evaluation of cryptographic algorithms
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
Automated debugging methodology for FPGA-based systems
Automated Debugging Methodology for FPGA-based Systems
Delay characterization in FPGA-based reconfigurable systems
FPGA-based reconfigurable cache mapping schemes: design and optimization
FPGA-based reconfigurable on-board computing systems for space applications
Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
An FPGA-based 3D backprojector
FPGA-Based System Virtual Machines
FPGA-based evaluation of cryptographic algorithms
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
Automated debugging methodology for FPGA-based systems