Hochschulschrift
High-level estimation and exploration of reliability for multi-processor system-on-chip
- Weitere Titel
-
High-Level-Zuverlässigkeitsschätzung und -erforschung für Multi-Prozessor System-on-Chip
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
RWTH Aachen, Dissertation, 2015
- Klassifikation
-
Informatik
- Ereignis
-
Veröffentlichung
- (wo)
-
Aachen
- (wer)
-
Universitätsbibliothek der RWTH Aachen
- (wann)
-
2015
- Urheber
- Beteiligte Personen und Organisationen
- URN
-
urn:nbn:de:hbz:82-rwth-2016-012709
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:54 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Wang, Zheng
- Chattopadhyay, Anupam
- Noll, Tobias G.
- Universitätsbibliothek der RWTH Aachen
Entstanden
- 2015
Ähnliche Objekte (12)
Retargetable processor system integration into multi-processor system on chip platforms
Development of a High-Level Design Space Exploration Methodology
Model-based exploration of parallelism in context of automotive multi-processor systems
Reliability aware high-level embedded system design in presence of hard and soft errors
Integrated system level modeling of network on chip enabled multi-processor platforms
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
Reliability analysis of foil substrate based integration of silicon chips
Reliability analysis of foil substrate based integration of silicon chips
Thermo-mechanical reliability of flip-chip assemblies with heat spreaders
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Objektorientierte High-Level Datenflussanalyse
Retargetable processor system integration into multi-processor system on chip platforms
Development of a High-Level Design Space Exploration Methodology
Model-based exploration of parallelism in context of automotive multi-processor systems
Reliability aware high-level embedded system design in presence of hard and soft errors
Integrated system level modeling of network on chip enabled multi-processor platforms
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
Reliability analysis of foil substrate based integration of silicon chips
Reliability analysis of foil substrate based integration of silicon chips
Thermo-mechanical reliability of flip-chip assemblies with heat spreaders
The Kiel Esterel processor - a semi-custom, configurable reactive processor
Objektorientierte High-Level Datenflussanalyse
Retargetable processor system integration into multi-processor system on chip platforms
Development of a High-Level Design Space Exploration Methodology
Model-based exploration of parallelism in context of automotive multi-processor systems
Reliability aware high-level embedded system design in presence of hard and soft errors
Integrated system level modeling of network on chip enabled multi-processor platforms
KEP2 (Kiel Esterel Processor 2) THE ESTEREL PROCESSOR
The Kiel Esterel processor : a multi-threaded reactive processor
Reliability analysis of foil substrate based integration of silicon chips
Reliability analysis of foil substrate based integration of silicon chips
Thermo-mechanical reliability of flip-chip assemblies with heat spreaders
The Kiel Esterel processor - a semi-custom, configurable reactive processor