Hochschulschrift
Model-based exploration of parallelism in context of automotive multi-processor systems
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Maße
-
30 cm
- Umfang
-
XV, 239 Seiten
- Sprache
-
Englisch
- Anmerkungen
-
Diagramme
Universität Osnabrück, Dissertation, 2021
- Klassifikation
-
Informatik
- Ereignis
-
Veröffentlichung
- (wo)
-
Osnabrück
- (wann)
-
[2021]
- Urheber
-
Höttger, Robert Martin
- Inhaltsverzeichnis
- Rechteinformation
-
Bei diesem Objekt liegt nur das Inhaltsverzeichnis digital vor. Der Zugriff darauf ist unbeschränkt möglich.
- Letzte Aktualisierung
-
11.06.2025, 13:54 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Objekttyp
- Hochschulschrift
Beteiligte
- Höttger, Robert Martin
Entstanden
- [2021]
Ähnliche Objekte (12)
Materialisation and parallelism in the mapping of an object model to a relational multi-processor system
Retargetable processor system integration into multi-processor system on chip platforms
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Integrated system level modeling of network on chip enabled multi-processor platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
A novel processor architecture based on auto data sequencing and low level parallelism
Design and Analysis of a Multi-Processor Communication Protocol for Real Time Sensor Data
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Design concepts for a virtualizable embedded MPSoC architecture : enabling virtualization in embedded multi-processor systems
Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms
Clone detection in automotive model-based development
Materialisation and parallelism in the mapping of an object model to a relational multi-processor system
Retargetable processor system integration into multi-processor system on chip platforms
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Integrated system level modeling of network on chip enabled multi-processor platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
A novel processor architecture based on auto data sequencing and low level parallelism
Design and Analysis of a Multi-Processor Communication Protocol for Real Time Sensor Data
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Design concepts for a virtualizable embedded MPSoC architecture : enabling virtualization in embedded multi-processor systems
Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms
Clone detection in automotive model-based development
Materialisation and parallelism in the mapping of an object model to a relational multi-processor system
Retargetable processor system integration into multi-processor system on chip platforms
Program reversal schedules for single and multi-processor machines
Program reversal schedules for single and multi-processor machines
Integrated system level modeling of network on chip enabled multi-processor platforms
High-level estimation and exploration of reliability for multi-processor system-on-chip
A novel processor architecture based on auto data sequencing and low level parallelism
Design and Analysis of a Multi-Processor Communication Protocol for Real Time Sensor Data
A flexible multi-processor system-on-a-chip architecture for safety- and security-critical applications
Design concepts for a virtualizable embedded MPSoC architecture : enabling virtualization in embedded multi-processor systems
Efficient and predictable thread synchronization mechanisms for mixed-criticality systems on shared-memory multi-processor platforms