MASCARA (ModulAr Semantic CAching fRAmework) towards FPGA Acceleration for IoT Security Monitoring

to related objects

Location: Deutsche Nationalbibliothek Frankfurt am Main

Extent: Online-Ressource

Language: Englisch

Bibliographic citation: MASCARA (ModulAr Semantic CAching fRAmework) towards FPGA Acceleration for IoT Security Monitoring ; volume:6 ; number:1 ; year:2020 ; pages:14-23
Open journal of internet of things ; 6, Heft 1 (2020), 14-23

Creator: Huu, Van Long Nguyen
Lallet, Julien
Casseau, Emmanuel
d'Orazio, Laurent

URN: urn:nbn:de:101:1-2020080219332912798426

Rights: Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.

Last update: 14.08.2025, 10:47 AM CEST

Data provider

This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.

Show original at data provider

Associated

Huu, Van Long Nguyen
Lallet, Julien
Casseau, Emmanuel
d'Orazio, Laurent

Other Objects (12)

Semantic Caching Framework: An FPGA-Based Application for IoT Security Monitoring

Semantic Caching Framework: An FPGA-Based Application for IoT Security Monitoring

FPGA-based Query Acceleration for Non-relational Databases

FPGA-based Query Acceleration for Non-relational Databases

Adaptive lightweight compression acceleration on hybrid CPU-FPGA system

Hochschulschrift

Adaptive lightweight compression acceleration on hybrid CPU-FPGA system

Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System

Hochschulschrift

Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System

Evaluation of high-level languages for general FPGA acceleration

Evaluation of high-level languages for general FPGA acceleration

Caching

FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm

FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm

FPGA acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods

FPGA acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods

I - La Máscara, sin máscara

Kapitel

I - La Máscara, sin máscara

Abschnitt

Máscaras

Abschnitt

Máscaras

Abschnitt

Máscara

Semantic Caching Framework: An FPGA-Based Application for IoT Security Monitoring

Semantic Caching Framework: An FPGA-Based Application for IoT Security Monitoring

FPGA-based Query Acceleration for Non-relational Databases

FPGA-based Query Acceleration for Non-relational Databases

Adaptive lightweight compression acceleration on hybrid CPU-FPGA system

Hochschulschrift

Adaptive lightweight compression acceleration on hybrid CPU-FPGA system

Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System

Hochschulschrift

Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System

Evaluation of high-level languages for general FPGA acceleration

Evaluation of high-level languages for general FPGA acceleration

Caching

FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm

FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm

FPGA acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods

FPGA acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods

I - La Máscara, sin máscara

Kapitel

I - La Máscara, sin máscara

Abschnitt

Máscaras

Abschnitt

Máscaras

Abschnitt

Máscara

Semantic Caching Framework: An FPGA-Based Application for IoT Security Monitoring

Semantic Caching Framework: An FPGA-Based Application for IoT Security Monitoring

FPGA-based Query Acceleration for Non-relational Databases

FPGA-based Query Acceleration for Non-relational Databases

Adaptive lightweight compression acceleration on hybrid CPU-FPGA system

Hochschulschrift

Adaptive lightweight compression acceleration on hybrid CPU-FPGA system

Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System

Hochschulschrift

Adaptive Lightweight Compression Acceleration on Hybrid CPU-FPGA System

Evaluation of high-level languages for general FPGA acceleration

Evaluation of high-level languages for general FPGA acceleration

Caching

FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm

FPGA-based Hardware Acceleration of a Dynamic Occupancy Grid Algorithm

FPGA acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods

FPGA acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods

I - La Máscara, sin máscara

Kapitel

I - La Máscara, sin máscara

Abschnitt

Máscaras

Abschnitt

Máscaras

Abschnitt

Máscara

Cultural heritage institutions wishing to register will find more information here.

Fields marked * need to be filled in.

Username*

Please enter your username

Email*

Please enter your email address

Please do not fill this field

First name

Last name

Password*

Please enter your password

Confirm password*

Please enter the same password

I have read the terms of use and the privacy policy for the collection of personal data and accept them. *

This field is required.

I would like to subscribe to the newsletter of the Deutsche Digitale Bibliothek. See newsletter subscription info.

Account created

Your "My DDB" account has been successfully created. Before you can log in to your account, you must click the confirmation link in the message we just sent to the email address you provided.