Specifying Real-Time Requirements for SDL Specifications : A Temporal Logic-Based Approach
- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Anmerkungen
-
In: Protocol specification, testing and verification XV : proceedings of the Fifteenth IFIP WG6.1 International Symposium on Protocol Specification, Testing and Verification, Warsaw, Poland, June 1995 / Dembinski, Piotr et al. (Hrsg.). - London : Chapman & Hall, 1995. - S. 19-34
In: IFIP WG6.1, Jun 1995, Warsaw, Poland
- Klassifikation
-
Informatik
- Ereignis
-
Veröffentlichung
- (wo)
-
Konstanz
- (wer)
-
Bibliothek der Universität Konstanz
- (wann)
-
2008
- Urheber
-
Leue, Stefan
- URN
-
urn:nbn:de:bsz:352-opus-65034
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
25.03.2025, 13:43 MEZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Leue, Stefan
- Bibliothek der Universität Konstanz
Entstanden
- 2008
Ähnliche Objekte (12)
From SDL specifications to optimized parallel protocol implementations
QoS Specification Based on SDL/MSC and Temporal Logic
Syntactic Analysis of Message Sequence Chart Specifications
Timing Constraints in Message Sequence Chart Specifications
Implementing and Verifying MSC Specifications Using Promela/XSpin
Expressing and Analyzing Timing Constraints in Message Sequence Chart Specifications
Implementing and Verifying Scenario-Based Specifications Using Promela/XSpin : Extended Abstract
Architecture of a Requirements and Design Tool Based on Message Sequence Charts
Synthesizing ROOM Models from Message Sequence Chart Specifications
Methods and semantics for telecommunications systems engineering
On the Synergy of Probabilistic Causality Computation and Causality Checking
Optimization techniques for parallel protocol implementation
From SDL specifications to optimized parallel protocol implementations
QoS Specification Based on SDL/MSC and Temporal Logic
Syntactic Analysis of Message Sequence Chart Specifications
Timing Constraints in Message Sequence Chart Specifications
Implementing and Verifying MSC Specifications Using Promela/XSpin
Expressing and Analyzing Timing Constraints in Message Sequence Chart Specifications
Implementing and Verifying Scenario-Based Specifications Using Promela/XSpin : Extended Abstract
Architecture of a Requirements and Design Tool Based on Message Sequence Charts
Synthesizing ROOM Models from Message Sequence Chart Specifications
Methods and semantics for telecommunications systems engineering
On the Synergy of Probabilistic Causality Computation and Causality Checking
Optimization techniques for parallel protocol implementation
From SDL specifications to optimized parallel protocol implementations
QoS Specification Based on SDL/MSC and Temporal Logic
Syntactic Analysis of Message Sequence Chart Specifications
Timing Constraints in Message Sequence Chart Specifications
Implementing and Verifying MSC Specifications Using Promela/XSpin
Expressing and Analyzing Timing Constraints in Message Sequence Chart Specifications
Implementing and Verifying Scenario-Based Specifications Using Promela/XSpin : Extended Abstract
Architecture of a Requirements and Design Tool Based on Message Sequence Charts
Synthesizing ROOM Models from Message Sequence Chart Specifications
Methods and semantics for telecommunications systems engineering
On the Synergy of Probabilistic Causality Computation and Causality Checking