- Standort
-
Deutsche Nationalbibliothek Frankfurt am Main
- Umfang
-
Online-Ressource
- Sprache
-
Englisch
- Erschienen in
-
In: IEEE Transactions on Circuits and Systems I: Regular Papers (2021): [Early Access].
- Ereignis
-
Veröffentlichung
- (wo)
-
Erlangen
- (wer)
-
Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
- (wann)
-
2021
- Urheber
- DOI
-
10.1109/TCSI.2021.3129827
- URN
-
urn:nbn:de:bvb:29-opus4-179530
- Rechteinformation
-
Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Letzte Aktualisierung
-
15.08.2025, 07:22 MESZ
Datenpartner
Dieses Objekt wird bereitgestellt von:
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Deutsche Nationalbibliothek. Bei Fragen zum Objekt wenden Sie sich bitte an den Datenpartner.
Beteiligte
- Lakshmi, Vijaya
- Reuben, John
- Pudi, Vikramkumar
- Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU)
Entstanden
- 2021
Ähnliche Objekte (12)
Rediscovering Majority Logic in the Post-CMOS Era: A Perspective from In-Memory Computing
A Parallel-friendly Majority Gate to Accelerate In-memory Computation
Dependence logic with a majority quantifier
Majority-Logic-Decodierung für Euklidische-Geometrie-Codes
Typed semigroups, majority logic, and threshold circuits
Design of a Quaternary Component and Wallace Tree Integrated Baugh-Wooley Multiplier
Stateful Logic Operation of Gated Silicon Diodes for In‐Memory Computing
Multiplier Analysis
Implementation of cascade logic gates and majority logic gate on a simple and universal molecular platform
Majority judgment vs. majority rule
Majority
In-situ, In-Memory Stateful Vector Logic Operations based on Voltage Controlled Magnetic Anisotropy
Rediscovering Majority Logic in the Post-CMOS Era: A Perspective from In-Memory Computing
A Parallel-friendly Majority Gate to Accelerate In-memory Computation
Dependence logic with a majority quantifier
Majority-Logic-Decodierung für Euklidische-Geometrie-Codes
Typed semigroups, majority logic, and threshold circuits
Design of a Quaternary Component and Wallace Tree Integrated Baugh-Wooley Multiplier
Stateful Logic Operation of Gated Silicon Diodes for In‐Memory Computing
Multiplier Analysis
Implementation of cascade logic gates and majority logic gate on a simple and universal molecular platform
Majority judgment vs. majority rule
Majority
In-situ, In-Memory Stateful Vector Logic Operations based on Voltage Controlled Magnetic Anisotropy
Rediscovering Majority Logic in the Post-CMOS Era: A Perspective from In-Memory Computing
A Parallel-friendly Majority Gate to Accelerate In-memory Computation
Dependence logic with a majority quantifier
Majority-Logic-Decodierung für Euklidische-Geometrie-Codes
Typed semigroups, majority logic, and threshold circuits
Design of a Quaternary Component and Wallace Tree Integrated Baugh-Wooley Multiplier
Stateful Logic Operation of Gated Silicon Diodes for In‐Memory Computing
Multiplier Analysis
Implementation of cascade logic gates and majority logic gate on a simple and universal molecular platform
Majority judgment vs. majority rule
Majority