- Location
-
Deutsche Nationalbibliothek Frankfurt am Main
- Extent
-
1 Online-Ressource.
- Language
-
Englisch
- Bibliographic citation
-
A survey of graph convolutional networks (GCNs) in FPGA-based accelerators ; volume:11 ; number:1 ; day:11 ; month:11 ; year:2024 ; pages:1-36 ; date:12.2024
Journal of Big Data ; 11, Heft 1 (11.11.2024), 1-36, 12.2024
- Classification
-
Elektrotechnik, Elektronik
- Creator
-
Procaccini, Marco
Sahebi, Amin
Giorgi, Roberto
- Contributor
-
SpringerLink (Online service)
- DOI
-
10.1186/s40537-024-01022-4
- URN
-
urn:nbn:de:101:1-2501282138131.542320231204
- Rights
-
Open Access; Der Zugriff auf das Objekt ist unbeschränkt möglich.
- Last update
-
15.08.2025, 7:25 AM CEST
Data provider
This object is provided by:
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Deutsche Nationalbibliothek. If you have any questions about the object, please contact the data provider.
Associated
- Procaccini, Marco
- Sahebi, Amin
- Giorgi, Roberto
- SpringerLink (Online service)
Other Objects (12)
Task scheduling on FPGA-based accelerators with limited partial reconfiguration
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
FPGA-Based Inter-layer Pipelined Accelerators for Filter-Wise Weight-Balanced Sparse Fully Convolutional Networks with Overlapped Tiling
FPGA-Based System Virtual Machines
An FPGA-based 3D backprojector
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
FPGA-based evaluation of cryptographic algorithms
Automated debugging methodology for FPGA-based systems
Automated Debugging Methodology for FPGA-based Systems
Delay characterization in FPGA-based reconfigurable systems
Task scheduling on FPGA-based accelerators with limited partial reconfiguration
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
FPGA-Based Inter-layer Pipelined Accelerators for Filter-Wise Weight-Balanced Sparse Fully Convolutional Networks with Overlapped Tiling
FPGA-Based System Virtual Machines
An FPGA-based 3D backprojector
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
FPGA-based evaluation of cryptographic algorithms
Automated debugging methodology for FPGA-based systems
Automated Debugging Methodology for FPGA-based Systems
Delay characterization in FPGA-based reconfigurable systems
Task scheduling on FPGA-based accelerators with limited partial reconfiguration
High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
FPGA-Based Inter-layer Pipelined Accelerators for Filter-Wise Weight-Balanced Sparse Fully Convolutional Networks with Overlapped Tiling
FPGA-Based System Virtual Machines
An FPGA-based 3D backprojector
dynamic reconfigurable architecture for hybrid spiking and convolutional FPGA-based neural network designs
FPGA-based high performance AC drives
FPGA-based Speed Limit Sign Detection
FPGA-based evaluation of cryptographic algorithms
Automated debugging methodology for FPGA-based systems
Automated Debugging Methodology for FPGA-based Systems